


## Supporting Information

### **Solution-processed metal oxide arrays with femtosecond laser ablation and annealing for thin-film transistors**


Cihai Chen,<sup>a,b</sup> Gengxu Chen,<sup>a</sup> Huihuang Yang,<sup>a</sup> Guocheng Zhang,<sup>a</sup> Daobin Hu,<sup>a</sup>  
Huipeng Chen,<sup>a\*</sup> Tailiang Guo<sup>a</sup>

<sup>a</sup> Institute of Optoelectronic Display, National & Local United Engineering Lab of  
Flat Panel Display Technology, Fuzhou University, Fuzhou 350002, China Email:  
[hpchen@fzu.edu.cn](mailto:hpchen@fzu.edu.cn)


<sup>b</sup> College of Physics and Information Engineering, Minnan Normal University,  
Zhangzhou 363000, China



**Figure S1.** The SEM images about ablation results with different laser intensities with one passes (a) 100 mJ/cm<sup>2</sup>, (b) 250 mJ/cm<sup>2</sup>, (c) 330 mJ/cm<sup>2</sup>, (d) 350 mJ/cm<sup>2</sup> and (e) 370 mJ/cm<sup>2</sup>. The scale bar represents 20 $\mu$ m.



**Figure S2.** AFM images for IZO film with laser annealing ( $99 \text{ mJ/cm}^2$ ) (a) and without laser annealing (b). The surface RMS roughness values are 0.302 nm and 0.255 nm for (a) and (b), respectively.



**Figure S3.** Transfer characteristics of TFT treated with LA (various laser intensities) and TA ( $V_{DS}=1V$ )

**Table S1.** Device characteristics of laser annealed and thermally annealed TFTs. $(V_{DS}=1V)$ 

sample	$\mu_{in}$ (cm <sup>2</sup> /Vs)	SS (V/dec)	$D_{it}$ (cm <sup>-2</sup> /eV)
LA 41 mJ/cm <sup>2</sup>	2.4±0.2	0.78	2.27×10 <sup>12</sup>
LA 70 mJ/cm <sup>2</sup>	4.3±0.2	0.63	1.79×10 <sup>12</sup>
LA 99 mJ/cm <sup>2</sup>	8.4±0.2	0.91	2.68×10 <sup>12</sup>
TA	5.0±0.1	0.63	1.79×10 <sup>12</sup>

The field effect electron mobility, subthreshold slope (SS) and interface trap density ( $D_{it}$ ) were extracted from the linear operating region using the gradual channel approximation according to the following equations, respectively.

$$\mu_{lin} = \frac{g_m L}{WC_i V_{DS}}$$

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}}$$

$$SS = \left( \frac{d \log(I_{DS})}{dV_{GS}} \right)^{-1}$$

$$D_{it} = \frac{C_i}{q} \left( \frac{q \cdot SS}{kT \cdot \ln 10} - 1 \right)$$

where  $L$  and  $W$  are the channel length and width, respectively;  $C_i$  is the capacitance per unit area of the gate insulator;  $I_{DS}$  is the drain-source current;  $V_{GS}$  is the gate voltage;  $V_{DS}$  is the drain-source voltage;  $q$  is the elementary electron charge; and  $kT$  is the thermal energy.