Supplementary Information to "Nonvolatile reconfigurable sequential logic in HfO₂ resistive random access memory array"

Ya-Xiong Zhou,^{a,b†} Yi Li,^{a,b,c†} Yu-Ting Su,^c Zhuo-Rui Wang,^{a,b} Ling-Yi Shih,^c Ting-Chang Chang,^{c*} Kuan-Chang Chang,^d Shi-Bing Long,^e Simon M. Sze,^f Xiang-Shui Miao^{a,b*}

^a Wuhan National Laboratory for Optoelectronics (WNLO), Huazhong University of Science and Technology (HUST), Wuhan 430074, China.

^b School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China.

^c Department of Physics, National Sun Yat-Sen University, Kaohsiung 804, Taiwan.

^d Department of Materials and Optoelectronic Science, National Sun Yat-Sen University, Kaohsiung 804, Taiwan

^e Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

^f Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan

† These authors contributed equally for this work.
*Corresponding authors: <u>miaoxs@hust.edu.cn</u>; <u>tcchang3708@gmail.com</u>



Fig. S1 Conduction mechanism analysis of the HfO₂ RRAM through *I-V* characteristics fitting. By drawing the curve of Ln(V)-Ln(I), the slope of the curves can be obtained as 1.022 and 1.031 in LRS under negative and positive sweeping, respectively, which means the conduction mechanism is dominated by Ohmic mechanism in LRS. By drawing the curve of $(V)^{1/2}-Ln(I)$, we can found that the slopes of the curves under negative and positive sweeping in HRS is different (3.804 and 4.923, respectively), which means the conduction mechanism is dominated by Schottky conduction caused by different electrode of the RRAM device in HRS.

p AND q→M1	p NAND q→M2
• MS=0 (0X) A=0 B=1 MS'=0X	• MS=0 (X1) A=0 B=1 MS'=X1
• MS=0 (0X) A=1 B=1 MS'=0X	• MS=0 (X1) A=1 B=1 MS'=X1
• MS=1 (1X) A=0 B=1 MS'=0X	• MS=1 (X0) A=0 B=1 MS'=X1
• MS=1(1X) A=1 B=1 MS'=1X	• MS=1(X0) A=1 B=1 MS'=X0
p OR q→M1	p NOR <mark>q</mark> →M2
• MS=0 (0X) A=0 B=0 MS'=0X	• MS=0 (X1) A=0 B=0 MS'=X1
• MS=0 (0X) A=1 B=0 MS'=1X	• MS=0 (X1) A=1 B=0 MS'=X0
• MS=1 (1X) A=0 B=0 MS'=1X	• MS=1 (X0) A=0 B=0 MS'=X0
• MS=1(1X) A=1 B=0 MS'=1X	• MS=1 (X0) A=1 B=0 MS'=X0
p NIMP q→M1	p IMP q→M2
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X • MS=1 (1X) A=0 B=1 MS'=0X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0 • MS=1 (X0) A=0 B=1 MS'=X1
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X • MS=1 (1X) A=0 B=1 MS'=0X p RIMP g→M1	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0 • MS=1 (X0) A=0 B=1 MS'=X1 p NRIMP g→M2
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X • MS=1 (1X) A=0 B=1 MS'=0X p RIMP g→M1 • MS=0 (0X) A=1 B=0 MS'=1X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0 • MS=1 (X0) A=0 B=1 MS'=X1 p NRIMP g→M2 • MS=0 (X1) A=1 B=0 MS'=X0
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X • MS=1 (1X) A=0 B=1 MS'=0X p RIMP g→M1 • MS=0 (0X) A=1 B=0 MS'=1X • MS=0 (0X) A=1 B=1 MS'=0X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0 • MS=1 (X0) A=0 B=1 MS'=X1 p NRIMP g→M2 • MS=0 (X1) A=1 B=0 MS'=X0 • MS=0 (X1) A=1 B=1 MS'=X1
p NIMP g→M1 • MS=0 (0X) A=0 B=0 MS'=0X • MS=0 (0X) A=0 B=1 MS'=0X • MS=1 (1X) A=0 B=0 MS'=1X • MS=1 (1X) A=0 B=1 MS'=0X p RIMP g→M1 • MS=0 (0X) A=1 B=0 MS'=1X • MS=0 (0X) A=1 B=1 MS'=0X • MS=1 (1X) A=1 B=0 MS'=1X	p IMP g→M2 • MS=0 (X1) A=0 B=0 MS'=X1 • MS=0 (X1) A=0 B=1 MS'=X1 • MS=1 (X0) A=0 B=0 MS'=X0 • MS=1 (X0) A=0 B=1 MS'=X1 p NRIMP g→M2 • MS=0 (X1) A=1 B=0 MS'=X0 • MS=0 (X1) A=1 B=1 MS'=X1 • MS=1 (X0) A=1 B=0 MS'=X0
$\begin{array}{c} p \ NIMP \ g \rightarrow M1 \\ \bullet \ MS=0 \ (\ 0X \) \ A=0 \ B=0 \ MS'=0X \\ \bullet \ MS=0 \ (\ 0X \) \ A=0 \ B=1 \ MS'=0X \\ \bullet \ MS=1 \ (\ 1X \) \ A=0 \ B=1 \ MS'=0X \\ \hline p \ RIMP \ g \rightarrow M1 \\ \bullet \ MS=0 \ (\ 0X \) \ A=1 \ B=0 \ MS'=1X \\ \bullet \ MS=0 \ (\ 0X \) \ A=1 \ B=1 \ MS'=0X \\ \bullet \ MS=1 \ (\ 1X \) \ A=1 \ B=0 \ MS'=1X \\ \bullet \ MS=1 \ (\ 1X \) \ A=1 \ B=0 \ MS'=1X \\ \bullet \ MS=1 \ (\ 1X \) \ A=1 \ B=1 \ MS'=1X \\ \hline \end{array}$	$\begin{array}{c} p \ IMP \ g \rightarrow M2 \\ \bullet \ MS=0 \ (\ X1 \) \ A=0 \ B=0 \ MS'=X1 \\ \bullet \ MS=0 \ (\ X1 \) \ A=0 \ B=0 \ MS'=X1 \\ \bullet \ MS=1 \ (\ X0 \) \ A=0 \ B=0 \ MS'=X0 \\ \bullet \ MS=1 \ (\ X0 \) \ A=0 \ B=1 \ MS'=X1 \\ \hline \begin{array}{c} p \ NRIMP \ g \rightarrow M2 \\ \bullet \ MS=0 \ (\ X1 \) \ A=1 \ B=0 \ MS'=X0 \\ \bullet \ MS=0 \ (\ X1 \) \ A=1 \ B=0 \ MS'=X0 \\ \bullet \ MS=1 \ (\ X0 \) \ A=1 \ B=0 \ MS'=X0 \\ \bullet \ MS=1 \ (\ X0 \) \ A=1 \ B=0 \ MS'=X0 \\ \bullet \ MS=1 \ (\ X0 \) \ A=1 \ B=0 \ MS'=X0 \\ \bullet \ MS=1 \ (\ X0 \) \ A=1 \ B=0 \ MS'=X0 \\ \hline \end{array}$

Fig. S2 Parameter assignments of the 8 different Boolean logic functions. The variables p and q are assigned as shown in the blue and red dot blocks, respectively. The logic results are stored as shown in the green dot blocks. i) AND and NAND logic can be achieved by assigning p, q and 1 to S, A and B, respectively. The results are stored in M₁ and M₂, respectively. ii) OR and NOR logic can be achieved by assigning p, q and 0 to S, A and B, respectively. The results are stored in M₁ and M₂, respectively. The results are stored in M₁ and M₂, respectively. iii) NIMP and IMP logic can be achieved by assigning p, 0 and q to S, A and B, respectively. iv) NIMP and IMP logic can be achieved by assigning p, 1 and q to S, A and B, respectively. The results are stored in M₁ and M₂, respectively. iv) NIMP and IMP logic can be achieved by assigning p, 1 and q to S, A and B, respectively. The results are stored in M₁ and M₂, respectively.



Fig. S3 The readout of logic result. The logic results stored in the RRAM devices can be acquired by applying a read voltage V_{read} to the selected unit. Through the operational amplifier, a current signal flowing through the RRAM is converted to a voltage signal, hence the logic results can be read out.



Fig. S4 Circuit architecture for the RRAM computing architecture. Reconfigurable logic operation can be programed by this circuit architecture. Through MUX1, the performed logic function can be selected by logic selection signal, then the input signal can be applied to the selected units through MUX2 controlled by the addressing signal.