# Supplementary Information

# Real-time storage of thermal signal in organic memory with floating core-shell nanoparticles

Ye Zhou, \*a Li Zhou, a Yan Yan, Su-Ting Han, \*a Jiaqing Zhuang, DQi-Jun Sunb and V. A. L. Roy\*b

<sup>a</sup>Institute for Advanced Study and College of Electronic Science and Technology, Shenzhen University, Shenzhen, Guangdong, China. E-mail: yezhou@szu.edu.cn; sutinghan@szu.edu.cn <sup>b</sup>Department of Physics and Materials Science, City University of Hong Kong, Hong Kong SAR, China. E-mail: val.roy@cityu.edu.hk

## **Experimental:**

### **Preparation of Au nanoparticles**

A 50 ml 1 mM HAuCl<sub>4</sub>·3H<sub>2</sub>O solution was brought to the boil, and then 5 ml of 37.8 mM sodium citrate was added to the boiling solution. Boiling was continued for another 20mins. The solution was left cool to room temperature.

### **Preparation of Pd nanoparticles**

50 ml of 1mM aqueous Pd (II) salt solution was mixed with 50 ml of ethanol containing 1 ml of DDA. After 3 min of stirring, 50 ml of toluene was added, and stirring was continued for 1 min. Transfer metal ions from water to toluene. Then, at 100 °C, 1 ml of 100 mM of toluene solution of TBAB was added to 20 ml of the toluene solution of Pd (II) salt, and the mixture was agitated for 10 minutes.



Fig. S1. EDS spectrum of the Au@Pd nanoparticle



Fig. S2. TEM image of the fabricated Au@Pd nanoparticle monolayer.



Fig. S3. AFM image of pentacene deposited on PET substrate.



Fig. S4. (a) Schematic illustration of the top gate/bottom contact memory transistor with Au nanoparticles. (b) TEM image of Au nanoparticles. (c) The transfer curves of the programmed and erased states at room temperature. The P/E voltage is -5 V/+5 V for 1 s.



Fig. S5. (a) Schematic illustration of the top gate/bottom contact memory transistor with Pd nanoparticles. (b) TEM image of Pd nanoparticles. (c) The transfer curves of the programmed and erased states at room temperature. The P/E voltage is -5 V/+5 V for 1 s.



Fig. S6. Schematic illustration of the bottom contact/bottom gate memory transistor and the transfer curves of the programmed and erased states at room temperature.



Fig. S7. Schematic illustration of the top contact/bottom gate memory transistor and the transfer curves of the programmed and erased states at room temperature.



Fig. S8. The data retention comparison between the memory transistors based on various device structures.



Fig. S9.The relative mobility with respect to different thermal signals.



Fig. S10. The programmed threshold voltage of the thermal memory at various bending states. The bending radius is 1 cm.



Fig. S11. The erased threshold voltage of the thermal memory at various bending states. The bending radius is 1 cm.