

## Supporting Information

### **Solution-processed ternary p-type CuCrO<sub>2</sub> semiconductor thin films and their application in transistors**

*Shengbin Nie,<sup>a,b,c,1</sup> Ao Liu,<sup>a,b,c,1</sup> You Meng,<sup>a,b,c</sup> Byoungchul Shin,<sup>d</sup> Guoxia Liu,<sup>a,b,c\*</sup> and Fukai Shan<sup>a,b,c\*</sup>*

*<sup>a</sup>College of Physics, Qingdao University, Qingdao 266071, China*

*<sup>b</sup>College of Electronic & Information Engineering, Qingdao University, Qingdao 266071, China*

*<sup>c</sup>Lab of New Fiber Materials and Modern Textile, Growing Base for State Key Laboratory,  
Qingdao University, Qingdao 266071, China*

*<sup>d</sup>Electronic Ceramics Center, DongEui University, Busan 614714, Korea*

---

\*Corresponding author: [gxliu@qdu.edu.cn](mailto:gxliu@qdu.edu.cn); [fukaishan@yahoo.com](mailto:fukaishan@yahoo.com);  
S. Nie and A. Liu contributed equally to this work.

The O 1s binding energies of the  $\text{CuCr}_x\text{O}_y$  thin films annealed at various temperatures are shown in Figure S1(a). The O 1s peaks were divided into two peaks centered at 529.5 eV and 531.8 eV, which can be assigned to the lattice oxygen and the oxygen defects (insertion of  $\text{O}^{2-}$  ions herein) in  $\text{CuCr}_x\text{O}_y$  thin films,<sup>1</sup> respectively. From the thin films annealed at 500 °C to 600 °C, the lattice oxygen component increases with increasing annealing temperature because the oxygen-related defects are eliminated and the M-O bonds are enhanced with the increase of the annealing temperature.<sup>2</sup> However, the decrease of the lattice oxygen component from 600 °C to 700 °C may be due to the transformation from mixed  $\text{CuCr}_2\text{O}_4$  and CuO phase to pure  $\text{CuCrO}_2$  phase. This process may be accompanied by the breakdown of the M-O bonds and the release of the oxygen, leading to the decrease of M-O component. Reasonably, the M-O component experienced an increase from 700 °C to 900 °C, resulting from the improvement of  $\text{CuCrO}_2$  phase crystallinity.<sup>3</sup>

The Cr  $2p_{1/2}$  and Cr  $2p_{3/2}$  peaks are located at 586.0 and 576.0 eV, respectively. No apparent change of peak position is observed within the whole processing temperatures (Figure S1(b)), suggesting that  $\text{Cr}^{3+}$  is maintained during the entire reduction process.




Figure S1. XPS (a) O 1s peak and (b) Cr 2p of  $\text{CuCr}_x\text{O}_y$  thin films annealed at various temperatures.




Figure S2. Gate leakage current of the  $\text{CuCr}_x\text{O}_y$  TFTs annealed at various temperatures.




Figure S3. The output curves of  $\text{CuCrO}_2$  TFT annealed at 800 °C.

The output curves exhibit the slight current crowding in the low  $V_{\text{DS}}$  region and current saturation in the high  $V_{\text{DS}}$  region. The current crowding phenomenon indicates the Schottky contact between the electrodes and  $\text{CuCrO}_2$  channel layer, although the Ni metal used in this study possesses high work function ( $>5$  eV). In the previous reports on p-type TFTs, such a Schottky contact behaviors were frequently observed even using other metal electrodes (e.g., Au and Ti/Au bilayer).<sup>4-6</sup> The further optimization of electrode materials is required to achieve ideal Ohmic contact and better device performance.




Figure S4. Transfer curves of the CuCrO<sub>2</sub> TFTs annealed at 800°C (a) under PBS tests and (b) NBS tests for 2000 s with a time interval of 500 s.

To clarify the gate-bias-stability of the device, both positive bias stress (PBS) and negative bias stress (NBS) measurements were carried out on the optimized CuCrO<sub>2</sub> TFT by applying a  $V_{GS}$  of  $\pm 60$  V. A maximum  $V_{TH}$  shift of 0.84 and 3.28 V were recorded after PBS and NBS tests for 2000 s. The main mechanism for the  $V_{TH}$  shift is due to the charge trapping effect at the interface.<sup>7</sup> It is noted that the  $I_{on}$  of the device degrades gradually with increasing the bias stress time under NBS, while  $I_{on}$  remains unchanged under PBS tests. For the p-type oxide TFTs, the amount of electrons in channel layers is negligible compared with holes. Under NBS test, the interface states are gradually filled with the increase of the stress time. The trapped holes at CuCrO<sub>2</sub> interface will possibly induce either phonon scattering or Coulomb scattering, leading to the decrease of  $I_{on}$ .<sup>8</sup>

Table S1. Chemical compositions of CuCr<sub>x</sub>O<sub>y</sub> thin films annealed at various temperatures.

Temperature (°C)	Cu (at%)	Cr (at%)	O (at%)	C (at%)
400 (air)	20.1	22.2	54.4	3.3
500 (N <sub>2</sub> )	20.4	22.1	54.3	3.2
600 (N <sub>2</sub> )	21.3	23.1	52.3	3.3
700 (N <sub>2</sub> )	21.5	23.0	52.4	3.1
800 (N <sub>2</sub> )	22.8	22.9	51.0	3.3
900 (N <sub>2</sub> )	22.5	22.8	51.4	3.3

## References

1. T. Jiang, X. Li, M. Bujoli-Doeuff, E. Gautron, L. Cario, S. Jobic and R. Gautier, *Inorg. Chem.*, 2016, **55**, 7729.
2. G. Jiang, A. Liu, G. Liu, C. Zhu, Y. Meng, B. Shin, E. Fortunato, R. Martins and F. Shan, *Appl. Phys. Lett.*, 2016, **109**, 183508.
3. J. Wang, P. Zheng, X. Zhou and L. Fang, *J. Sol-Gel Sci. Technol.*, 2016, **79**, 37.
4. S. Liu, R. Liu, Y. Chen, S. Ho, J. H. Kim and F. So, *Chem. Mater.*, 2014, **26**, 4528.
5. S. Takami, R. Hayakawa, Y. Wakayama and T. Chikyow, *Nanotechnology*, 2010, **21**, 134009.
6. J. Jiang, X. Wang, Q. Zhang, J. Li and X. Zhang, *Phys. Chem. Chem. Phys.*, 2013, **15**, 6875.
7. I. C. Chiu and I. C. Cheng, *IEEE Electr. Device. L.*, 2014, **35**, 90.
8. A. Liu, G. Liu, H. Zhu, B. Shin, E. Fortunato, R. Martins and F. Shan, *Appl. Phys. Lett.*, 2016, **108**, 233506.