

**Electronic Supplementary Material (ESI) for Materials Horizons.
This journal is © The Royal Society of Chemistry 2018**

**Single-crystalline Integrated 4H-SiC Nanochannel Array Electrode:
toward High-performance Capacitive Energy Storage for Robust
Wide-temperature Operation**

Weijun Li, Qiao Liu, Shanliang Chen, Zhi Fang, Xu Liang, Guodong Wei, Lin Wang,
Weiyu Yang*, Yuan Ji* and Liqiang Mai*



Experimental Section

Preparation of integrated SiC NCAs electrode

The single-crystalline 4H-SiC wafers were 350 μm in thickness with a crystallographic orientation of exposed $\{1010\}$ plane and a N doping concentration of 9.8 *at.%*, which are commercially available. The SiC wafers were cut into sheets of $0.7 \times 1.5 \text{ cm}^2$, and washed by ultrasonic treatments successively in acetone, ethanol and deionized water. Then they were immersed into a diluted HF solution (the volume ratio of 40 % HF:99 % $\text{C}_2\text{H}_5\text{OH} = 1:1$) for 2 min to clear the oxides on the surface. In a typical procedure, the SiC sheet and graphite wafer ($2 \text{ cm} \times 4 \text{ cm}$) were utilized as the anode and cathode, respectively. A two-stepped procedure was designed to prepare integrated SiC nanoarrays based on an electrochemical anodic oxidation technique at RT. In the first step, the etching medium was set in NH_4HF saturated solution. The pulsed voltage applied was kept constant at 18 V with a cycle time (T) of 0.8 ms and a pause time (T_{off}) of 0.4 ms. The total anodizing time was fixed at 1 min. At the second step, the SiC wafer was oxidized in another etching solution for 5 min at RT, which was composed of HF (40% purity), $\text{C}_2\text{H}_5\text{OH}$ (99% purity) and H_2O_2 (30% purity) with a volume ratio of HF: $\text{C}_2\text{H}_5\text{OH}$: $\text{H}_2\text{O}_2 = 3:6:1$. The applied current kept constant at 120 mA with a cycle time (T) of 0.8 ms and a pause time (T_{off}) of 0.4 ms.

The growth mechanism of SiC NCAs

The etching of SiC *via* anodic oxidation can be divided into two main steps. One is the generation of SiO_2 and the other is the dissolution of the formed SiO_2 , which are expressed as bellow:



Firstly, the surface of the SiC anode sheet is partially converted into SiO_2 in the HF solution with the release of CO_2 via reaction (1), once the pulsed voltage is applied. Secondly, the formed SiO_2 will further react with HF *via* reaction (2), making the resolution of SiO_2 . The repeated reactions (1) and (2) will cause the continuous resolution of SiO_2 , resulting in the etching of SiC with the formed nanoholes within the SiC wafer.

Structural characterizations and electrochemical measurements

Field emission scanning electron microscopy (FESEM, S-4800, Hitachi, Japan) and high-resolution transmission electron microscopy (HRTEM, JEM-2100F, JEOL, Japan) were used for the microstructural characterization of as-fabricated SiC NCAs. The surface species and chemical states were measured by X-ray photoelectron spectroscopy (XPS, ES-CALAB 250Xi, Thermo Fisher Scientific, America). X-ray diffraction (XRD, RINT2000 V/PC, Bruker DS, Germany) was used to investigate the phase compositions.

The electrochemical measurements of the as-fabricated SiC NCAs were performed at RT in a three-electrode configuration with a platinum counter electrode and a Ag/AgCl reference electrode in 2.0 M KCl solution. The single-crystalline integrated SiC NCAs were directly applied as the working electrode, without the use of any additives such as foreign binder or current collector. The cyclic voltammetry (CV), galvanostatic charging/discharging (GCD) and electrochemical impedance spectroscopy (EIS) of the SiC NCAs were investigated on an electrochemical station (Autolab PGSTAT302N, Switzerland) with a chamber for programming temperature control (ECT100LC, EDESON, China). The specific capacitance was calculated from CV curves according to the following equation:

$$C = \frac{1}{\nu \times V} \int_{-0.1}^{0.7} i(V) dV$$

where i is the current response, ν is the scan rate, and V corresponds to the voltage range. The specific capacitance was also calculated from GCD plots using:

$$C = \frac{i}{(-dV/dt)}$$

where dV/dt is the slope of the discharge curve.




Figure S1. Typical top-view SEM images for the often growth of cap layer during the growth of SiC nanoarrays via the electrochemical anodic oxidation technique.




Figure S2. Typical SEM images of the as-fabricated SiC NCAs with fully opened heads under different magnifications.




Figure S3. (a) Typical cross-sectional SEM image of the as-fabricated SiC NCAs. (b) Typical cross-sectional SEM image of the SiC NCA electrode after 10000 cycle test.




Figure S4. Typical cross-sectional SEM image of the SiC NCAs under a low magnification.




Figure S5. (a) Typical XRD pattern of the SiC NCAs. (b) Typical Raman spectrum of the SiC NCAs under 514.5 nm laser light at room temperature. The peak at 203.5 cm^{-1} is an E_2 planar or transverse acoustic (TA) mode. The peak at 610.5 cm^{-1} is A_1 axial or longitudinal acoustic (LA). The peak at 777.0 cm^{-1} is E_2 planar optical. The peak at 797.5 cm^{-1} is an E_1 mode, and that at 967.0 cm^{-1} is $A_1(\text{LO})$. (c) Conductivity characterization of the SiC NCAs.






Figure S6. Typical SEM images of the as-prepared SiC nanowire arrays under different magnifications.




Figure S7. Typical TEM image, SAED pattern and HRTEM image of the as-prepared SiC nanowire arrays.




Figure S8. Typical EDX spectrum of the as-prepared SiC nanowire arrays (NWAs) under TEM.




Figure S9. The comparison of electrochemical performances between SiC NCAs and SiC NWAs electrodes.




Figure S10. The detailed electrochemical performances of SiC NWAs electrodes.




Figure S11. The electrochemical impedance spectroscopy (EIS) of the SiC NCAs electrode under different temperatures.




Figure S12. The CV curves of SiC NCAs electrode when subjected to be serviced under low, high and cross-fade temperatures between low and high temperatures for 11000 charge-discharge cycles.

Table S1. Overview of the specific capacitance of SiC array structure

Materials	Synthetic method	Specific capacitance	Stability	Ref.
SiC Nanochannels	Electrochemical anodic oxidation	14.8 mF cm ⁻² at 10mV s ⁻¹	Retaining 96% for 10000 cycles	This work
SiC Nanowires array	Chemical vapor deposition	350 μF cm ⁻² at 0.5V s ⁻¹	Retaining ~100% for 2000 cycles	1
SiC Nanowires	Low-pressure chemical vapor deposition	240μFcm ⁻² at 100mV s ⁻¹	Retaining 95% for 200000 cycles	2
SiC Nanowires	Chemical vapor deposition	23mF cm ⁻² at 50 mV s ⁻¹	Retaining 90% for 100000 cycles	3
SiC Nanowires	Chemical vapor deposition	4.7mF cm ⁻² at 10mV s ⁻¹	Retaining 98% for 10000 cycles	4
Si/SiC Nanowires	Etch technique/chemical vapor deposition	1.7mF cm ⁻² at 50 mV s ⁻¹	Retaining 95% for 200000 cycles	5
SiC nanowires	Carbothermal reduction method	37 mF cm ⁻² at 0.3 A cm ⁻²	Retaining 100% for 2000 cycles	6
SiC Nanowires	Chemical vapor deposition	92 μFcm ⁻² at 100mVs ⁻¹	Retaining 60% for 10000 cycles	7

Table S2. Overview of the specific capacitance of SiC array structure

Materials	Electrolyte	Capacitance change	Stability	Ref.
SiC Nanochannels	KCl aqueous solution	136% , -10 to 60°C	Retaining 97.3%, 96.8 % and 95.5 at -10, 60 °C and cross-fade temperatures between -10 and 60 °C for 11000 cycles, respectively.	This work
TiC nanotube branches	LiClO ₄ acetonitrile solution	150%,-15 to 65 °C	Retaining 67% at -15 °C for 50000 cycles	8
TiC@crystalline PPy (PVA)	NaNO ₃ aqueous solution	112%,-18 to 60 °C	Retaining 40% at 60 °C for 5000 cycles	9
Graphene Thin sheet	Li ₂ SO ₄ /Ethylene glycol/Water	134,-20 to 45 °C,	Retaining 92% at 45°C for 5000 cycles	10
Carbon	Eutectic mixture of ionic liquids	76% , -50 to 40°C	/	11
NiCo ₂ O ₄	KOH aqueous solution	150% , -10 to 60 °C	/	4

Reference:

- Alper, J. P.; Gutes, A.; Carraro, C.; Maboudian, R., Semiconductor nanowires directly grown on graphene--towards wafer scale transferable nanowire arrays with improved electrical contact. *Nanoscale* **2013**, 5,4114-8.
- Alper, J. P.; Kim, M. S.; Vincent, M.; Hsia, B.; Radmilovic, V.; Carraro, C.; Maboudian, R., Silicon carbide nanowires as highly robust electrodes for micro-supercapacitors. *J. Power Sources* **2013**, 230,298-302.
- Gu, L.; Wang, Y. W.; Fang, Y. J.; Lu, R.; Sha, J., Performance characteristics of supercapacitor electrodes made of silicon carbide nanowires grown on carbon fabric. *J. Power Sources* **2013**, 243 648-653.
- Chen, Y., Zhang, X. N.; Xie, Z. P., Flexible Nitrogen Doped SiC Nanoarray for

Ultrafast Capacitive Energy Storage. *ACS nano* **2015**, *9*,8054–8063.

5. Alper, J. P.; Vincent, M.; Carraro, C.; Maboudian, R., Silicon carbide coated silicon nanowires as robust electrode material for aqueous micro-supercapacitor. *Appl. Phys. Lett.* **2012**, *100*,163901.
6. Chen, J.; Zhang, J.; Wang, M.; Gao, L.; Li, Y., SiC nanowire film grown on the surface of graphite paper and its electrochemical performance. *J. Alloys Compd.* **2014**, *605*,168-172.
7. Chang, C. H.; Hsia, B.; Alper, J. P.; Wang, S.; Luna, L. E.; Carraro, C.; Lu, S. Y.; Maboudian, R., High-Temperature All Solid-State Microsupercapacitors based on SiC Nanowire Electrode and YSZ Electrolyte. *ACS Appl. Mater. Interfaces* **2015**, *7*,26658-26665.
8. Xia, X.; Zhang, Y.; Chao, D.; Xiong, Q.; Fan, Z.; Tong, X.; Tu, J.; Zhang, H.; Fan, H. J., Tubular TiC fibre nanostructures as supercapacitor electrode materials with stable cycling life and wide-temperature performance. *Energy Environ. Sci.* **2015**, *8*,1559-1568.
9. Weng, Y. T.; Pan, H. A.; Wu, N.-L.; Chen, G. Z., Titanium carbide nanocube core induced interfacial growth of crystalline polypyrrole/polyvinyl alcohol lamellar shell for wide-temperature range supercapacitors. *J. Power Sources* **2015**, *274*,1118-1125.
10. Vellacheri, R.; Al-Haddad, A.; Zhao, H.; Wang, W.; Wang, C.; Lei, Y., High performance supercapacitor for efficient energy storage under extreme environmental temperatures. *Nano Energy* **2014**, *8*,231-237.

11. Huang, P.; Pech, D.; Lin, R.; McDonough, J. K.; Brunet, M.; Taberna, P. L.; Gogotsi, Y.; Simon, P., On-chip micro-supercapacitors for operation in a wide temperature range. *Electrochem. Commun.* **2013**, *36*,53-56.