Supporting information Complementary MoS₂ fin-shaped field effect transistors

Yann-Wen Lan^{1*}, Po-Chun Chen¹, Yun-Yan Lin¹, Ming-Yang Li², Lain-Jong Li³, Yu-Ling

Tu², Fu-Liang Yang², Min-Cheng Chen⁴, Kai-Shin Li^{4*}

¹Department of Physics, National Taiwan Normal University, Taipei 11677, Taiwan

² Research Center for Applied Sciences, Academia Sinica, Taipei, Taiwan.

³ Physical Sciences and Engineering Division, King Abdullah University of Science and

Technology (KAUST), Thuwal, Kingdom of Saudi Arabia.

⁴ National Nano Device Laboratories, National Applied Research Laboratories, Hsinchu 30078, Taiwan.

Corresponding authors: Email: ywlanblue@gmail.com; ksli@narlabs.org.tw

Device fabrication

The schematic flow chart for fabrication process is shown in Figure SF1. In the beginning, 30 nm SiO₂ was formed on Si substrate as isolation layer of back gate oxide (BOX). An 80 nm poly-Si film was then prepared by 600°C low-pressure CVD (LPCVD) furnace. After W_{fin} = 30 nm poly-Si fin patterned by using e-beam lithography technology, oxidation process was adapted to oxidize poly-Si surface forming 20 nm SiO₂. Afterwards, by utilizing dry etching, 20 nm SiO₂ on poly-Si source (S) and drain (D) surface which is defined by positive photo resist can be removed for embedded S/D contact, while the undefined region of photo resist serve as a protected layer for the rest of the substrate. The dimension of the S and D electrodes is 60 x 60 um². BF₂ and As implantation was performed at S/D doping and then rapid thermal annealing at 950°C was conducted for S/D activation. High quality MoS_2 thin film was grown along S/D edge on the surface of silicon dioxide (SiO₂) fin structure by solid-source CVD process at 755°C. Although the growth of MoS₂ thin film shows the random nucleation behavior, SiO₂ fin structure and S/D first structure provide seed layer function to guide the MoS₂ thin film synthesized and align with channel region between S and D, as shown in Figure SF1(g). Finally, 3 nm SiO₂ interfacial layer and 10 nm HfO₂ high-k dielectric were deposited by atomic layered deposition (ALD) while TaN/TiN was employed for metal gate by physical vapor deposition (PVD) system. Figure SF1(h) and SF1(i) show the device layout and the SEM image of the completed device with top gate structure respectively, where one can realize that the MoS₂ channel length is 100nm while the top gate is overlapped with S/D by an area of about 60000nm².



Figure. SF1| (a) ~ (f) Fabrication process scheme. 30 nm SiO₂ grew on Si substrate is followed by polysilicon deposition and fin structure patterning. Soon after full oxidation of poly silicon at fin structure, oxide on source/drain surface is dry etched away until polysilicon exposes where ion implantation with dose 1E15 AsH and BF₃ act respectively as source of N- & P-type. Afterward, MoS₂ grow on the defined substrate with 10nm HfO₂ ALD deposition on top. Subsequently, top gate TaN/TiN is defined by e-beam lithography as well as plasma etching. (g) SEM image of high quality MoS₂ thin film grown on the edge of S/D electrodes (h) Device layout for showing overlap region. (i) SEM image of the completed device with top gate structure.



Figure. SF2| (a) Typical optical image of MoS₂ grew on the fin-shaped pattern substrate and (b) its Raman spectrum. The source and drain are blue pads and the dispersed triangle flakes are CVD MoS₂. Raman spectra shows that the separation of A_{1g} and $E_{2g}^1 \approx 19.6$ cm⁻¹, which indicates that the MoS₂ between S and D is a few layers. Red circle marked in (a) is the measured position.



Figure. SF3 Schematic plot of chemical vapor deposition of MoS₂ synthesis. (a) Configuration of CVD set up. (Reprinted from ref. [23], Copyright 2016, with permission from IEEE) (b) Relation between time and temperature during the CVD process.



Figure. S4| I_dV_g characteristics of other P-type MoS₂ fin-shaped field effect transistors at $V_D=0.1V$ and 1V.



Figure. S5 | I_dV_g characteristics of other N-type MoS₂ fin-shaped field effect transistors at $V_D=0.1V$ and 1V.