

Supporting Information

Efficient and reliable surface charge transfer doping of black phosphorus via atomic layer deposited MgO toward high performance complementary circuits

Wugang Liao^{1,2,#}, Lin Wang^{1,2,#}, Li Chen^{1,2}, Wei Wei^{1,2}, Zhe Zeng^{1,2}, Xuwei Feng^{1,2}, Li Huang^{1,2}, Wee Chong Tan^{1,2}, Xin Huang^{1,2}, Kah Wee Ang^{1,2,}, Chunxiang Zhu^{1,2,*}*

¹Department of Electrical and Computer Engineering, National University of Singapore, 4 Engineering Drive 3, 117583 Singapore

²Centre for Advanced 2D Materials and Graphene Research Centre, National University of Singapore, 6 Science Drive 2, 117546 Singapore

KEYWORDS: 2D material, black phosphorus, surface charge transfer doping, CMOS inverter, MgO

[#] Both authors contributed equally to this work.

*E-mail address: eleakw@nus.edu.sg; elezhucx@nus.edu.sg

1. MgO film deposition by ALD.

MgO is deposited in a Cambridge NanoTech reactor with Bis(Ethylcyclopentadienyl)Magnesium [(EtCp)₂Mg] and H₂O as the precursors. Nitrogen (N₂) is used as the purge gas and the carrier gas. The sequence of pulses for one cycle deposition of MgO is H₂O (15 ms)/N₂ (20 s)/ (EtCp)₂Mg (1 s)/N₂ (20 s). The deposition temperature is kept at 150 °C. A total of 200 cycles was used for MgO layer deposition, corresponding to the thickness of 25 nm. The overall MgO ALD reaction using (EtCp)₂Mg and H₂O can be written as following: (EtCp)₂Mg + H₂O → MgO + 2HEtCp.

2. Al₂O₃ deposition by ALD.

Al₂O₃ deposition by ALD: Al₂O₃ is grown in the same reactor using trimethylaluminum (TMA) and H₂O as the precursors. The sequence of pulses in a cycle deposition of Al₂O₃ is TMA (0.015 s)/N₂ (40 s)/H₂O (0.015 s)/N₂ (40 s). The deposition temperature is kept at 120 °C. The deposition of 200 and 500 cycles were adopted for the passivation layer and the dielectric layer of Al₂O₃, respectively. And the deposition rate of Al₂O₃ is 0.1 nm/cycle.

3. Stability of MgO doped n-type BP FET.




Figure S1. The transfer curves of a MgO doped BP FET on Al_2O_3 (50 nm)/Si substrate as fabricated and after 4 months in linear scale (left) and logarithm scale (right).

4. Extraction of Schottky barrier height.




Figure S2. (a) Arrhenius-type plots of $\ln(I_{ds}/T^{3/2})$ against $1000/T$ at typical gate biases for $V_{ds} = 0.01$ V. (b) Extracted effective Schottky barrier height in dependence of V_{bg} .

We extract the Schottky barrier height by measuring the transfer properties of the device at various temperatures. In thermionic emission model for 2D systems, the drain-source current (I_{ds}) is related to the Schottky barrier (Φ_{SB}) by the equation $I_{ds} = AA*T^{3/2}\exp(q\Phi_{SB}/K_B T)$, where T is the temperature, A is the area of the Schottky junction, $A^* = e(8\pi m^* K_B^3)^{1/2}/h^2$ is the 2D equivalent Richardson constant, e is the elementary charge, K_B is the Boltzmann constant, m^* is the effective mass and h is the Planck constant. To extract the barrier height at the BP/metal (Ti) contacts, the Arrhenius-type plots ($\ln(I_{ds}/T^{3/2})$ as a function of $1000/T$) is shown in Figure S2a. Further, the electron barrier height is estimated to be ~ 60 meV (Figure S2b).

5. P-N Homojunction Diode.

The p-n junction is one of the important and fundamental building blocks of the electronics and optoelectronics. BP-based p-n homojunction diode was fabricated by selective doping with 25 nm thick MgO. Figure S3 shows the typical rectification characteristics of a BP homojunction diode.




Figure S3. (a) Schematic illustration and optical image of the as-fabricated p-n diode on 90 nm SiO_2 . (b) Atomic force microscopy image of the BP diode. (c) The line profile at the flake edge of BP flake indicates a thickness of 4.2 nm (~ 8 layers). The length and width of the BP channel is 1.65 and 1.55 μm , respectively. (d) The drain current as a function of gate voltage ranging from -20 to 20 V. (e) The drain current as a function of drain voltage of the 4.2 nm BP diode in logarithmic scale with gate voltage range from -10 to 20 V.

6. Gate capacitance measurements.

The dielectric constant (k) value of the Al_2O_3 deposited by atomic layer deposition (ALD) was obtained from a metal(Ti/Au)- Al_2O_3 -p++ Si capacitor structure. From the capacitance-voltage (C-V) plot shown in Figure S4, the gate capacitance density was measured to be $1.25 \times 10^{-7} \text{ F/cm}^2$, and the k value of the Al_2O_3 is extracted to be 7.12.




Figure S4. The C-V curve of a metal- Al_2O_3 -p++ Si capacitor as a function of gate voltage at 1 MHz.

7. Transfer characteristics I_{ds} - V_{bg} .




Figure S5. Transfer characteristics I_{ds} - V_{bg} of both p-FET and n-FET in linear scale at $|V_{ds}| = 100 \text{ mV}$, showing the subthreshold voltage of -0.72 and 0.90 V for the p-FET and n-FET, respectively.

8. Static transfer characteristics of the CMOS BP inverter.




Figure S6. Voltage transfer characteristics of our BP inverter at V_{DD} of 0.3 V.

9. Output voltage dynamics (V_{out}) for our CMOS BP inverter.




Figure S7. Output voltage dynamics (V_{out}) for our CMOS BP inverter at a supply voltage of 1.5 V under an AC square wave at a frequency of 10 kHz.

10. Intrinsic delay estimation.

The intrinsic delay of the inverter can be estimated as follows. The parasitic capacitance C_p is mainly contributed by the gate capacitance of the two FETs, and can be calculated by $C_p = (L_p W_p + L_n W_n) \epsilon_r \epsilon_0 / t_{ox}$, where L is the length of the gate electrode, W is the channel width, ϵ_r is the dielectric constant of Al_2O_3 , t_{ox} is gate dielectric thickness, and ϵ_0 is the permittivity of free space.

As a result, $C_p=0.004$ pF is obtained. In addition, from Figure 4d, the peak drive current of the inverter at $1.5 V_{dd}$ can be obtained as $250 \text{ nW}/1.5 \text{ V}=167 \text{ nA}$. Therefore, the intrinsic delay can be estimated to be: $\tau_{intrinsic}=C_p V_{DD}/I=36 \text{ ns}$, corresponding to a maximum frequency of 4.5 MHz. For the as-fabricated device in this work, its operation speed is limited due to a large parasitic capacitance resulted from large overlapping area between the electrode pads and global gate. Superior frequency performance can be achieved by shortening the channel length, which in effect will reduce both gate capacitance and channel resistance, or by using a higher V_{DD} , which will reduce the carrier transit time in the channel.

11. A detailed comparison of BP inverter with reported 2D-related inverters.

Table S1. A detailed comparison of BP inverter in this work with reported 2D-related ones in terms of material use, supply voltage, logic-level match and complementary or not.

Ref	Channel material	Inverter Gain	Operation mode	Substrate	Gate dielectric	V _{DD} (V)	Logic match
This work	Ex BP	5.7	CMOS	Si	50 nm Al ₂ O ₃	0.3, 0.5, 1, 1.5	yes
[1]	Ex ML MoS ₂	4	NFET	Si/SiO ₂	30 nm HfO ₂	2	no
[2]	Ex BL MoS ₂	5	NFET	Si/SiO ₂	20 nm HfO ₂	2	yes
[3]	Ex FL MoS ₂	>30	NFET	Si/SiO ₂ quartz	Al ₂ O ₃	5	no
[4]	Ex BL WSe ₂	25	CMOS	Si/SiO ₂	60 nm Al ₂ O ₃	5	no
[5]	Ex FL MoTe ₂	1.3	CMOS	Si/SiO ₂	SiO ₂	10-20	no
[6]	Ex FL WSe ₂	12	CMOS	Si/SiO ₂	ZrO ₂	1, 2, 3	yes
[7]	CVD graphene/MoS ₂	12	NFET	Si/SiO ₂	20 nm Al ₂ O ₃	3	no
[8]	Ex n-MoS ₂ , Ex p-WSe ₂	27	CMOS	Si/SiO ₂ and glass	50 nm Al ₂ O ₃	5	no
[9]	Ex BP	0.5	PFET Load R	glass	30 nm Al ₂ O ₃	-1	no
[10]	Ex ML and FL ReS ₂	4.4	NFET	Si/SiO ₂	SiO ₂	1, 2, 3	no
[11]*	Ex ML WSe ₂	38	CMOS	Si/SiO ₂	20 nm Al ₂ O ₃	2-6	yes
[12]	n-MoS ₂ , p-WSe ₂	2	Vertical CMOS	Si/SiO ₂	Ion-Gel-Gate	0.5	yes
[13]	n-type CVD MoS ₂ , p-Si	16	hetero-CMOS	Flexible	50 nm Al ₂ O ₃	1-5	yes
[14]	CVD graphene/MoS ₂	6	NFET	Si/SiO ₂	35 nm Al ₂ O ₃	3-6	yes
[15]	10 nm MoS ₂	1.5	CMOS	Si/SiO ₂	50 nm SiO ₂	0.5, 1, 2	no
[16]	n-type MoS ₂ , p-type BP	3.5	CMOS	Si/SiO ₂	20 nm HfO ₂	0.25-2.5	yes
[17]	CVD graphene and MoS ₂	70	NFET	Si/SiO ₂	ZrO ₂	1, 2, 4	no
[18]	CVD ReS ₂	3.5	NFET	Si/SiO ₂	Ion-Gel-Gate	1	yes
[19]	Ex FL BP	5	CMOS	Si/SiO ₂	SiO ₂ , hBN	5	no
[20]	Ex FL BP	~1	CMOS	Flexible	hBN	1, 2, 3	yes and no
[21]	CVD BL MoS ₂	60	NFET	Si/SiO ₂	22 nm Al ₂ O ₃	5	yes
[22]	Ex BP	9.8	CMOS	Si/SiO ₂	SiO ₂	2, 3, 4	yes
[23]	Ex BP	46	CMOS	Si/SiO ₂	30 nm hBN	2	yes
[24]	Ex BP	0.7	CMOS	Si/SiO ₂	SiO ₂	5	no
[25]	Ex MoTe ₂	25	CMOS	Si/SiO ₂	70 nm Al ₂ O ₃	2, 4, 6	no
[26]	n-MoS ₂ , p- α -MoTe ₂	33	CMOS	Glass	Al ₂ O ₃	1, 3, 5	yes
[27]	Ex BP and MoS ₂	150	CMOS	Si	HfSiO	1, 3	yes

EX – exfoliated; ML – monolayer; BL – bilayer; FL – few layer.

*Although not measured, the WSe₂-based CMOS inverter in [11] is likely to show a decent performance at V_{DD} = 1 V.

References:

1. B. Radisavljevic, M. B. Whitwick and A. Kis, *ACS Nano*, 2011, **5**, 9934-9938.
2. H. Wang, L. Yu, Y. H. Lee, Y. Shi, A. Hsu, M. L. Chin, L. J. Li, M. Dubey, J. Kong and T. Palacios, *Nano Lett.*, 2012, **12**, 4674-4680.
3. R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss, H. C. Cheng, H. Wu, Y. Huang and X. Duan, *Nat. Commun.*, 2014, **5**, 5143.
4. S. Das, M. Dubey and A. Roelofs, *Appl. Phys. Lett.*, 2014, **105**, 083511.
5. Y. F. Lin, Y. Xu, S. T. Wang, S. L. Li, M. Yamamoto, A. Aparecido-Ferreira, W. Li, H. Sun, S. Nakaharai, W. B. Jian, K. Ueno and K. Tsukagoshi, *Adv. Mater.*, 2014, **26**, 3263-3269.
6. M. Tosun, S. Chuang, H. Fang, A. B. Sachid, M. Hettick, Y. Lin, Y. Zeng and A. Javey, *ACS Nano*, 2014, **8**, 4948-4953.
7. L. Yu, Y. H. Lee, X. Ling, E. J. Santos, Y. C. Shin, Y. Lin, M. Dubey, E. Kaxiras, J. Kong, H. Wang and T. Palacios, *Nano Lett.*, 2014, **14**, 3055-3063.
8. P. J. Jeon, J. S. Kim, J. Y. Lim, Y. Cho, A. Pezeshki, H. S. Lee, S. Yu, S. W. Min and S. Im, *ACS Appl. Mater. Interfaces*, 2015, **7**, 22333-22340.
9. J. S. Kim, P. J. Jeon, J. Lee, K. Choi, H. S. Lee, Y. Cho, Y. T. Lee, D. K. Hwang and S. Im, *Nano Lett.*, 2015, **15**, 5778-5783.
10. E. Liu, Y. Fu, Y. Wang, Y. Feng, H. Liu, X. Wan, W. Zhou, B. Wang, L. Shao, C. H. Ho, Y. S. Huang, Z. Cao, L. Wang, A. Li, J. Zeng, F. Song, X. Wang, Y. Shi, H. Yuan, H. Y. Hwang, Y. Cui, F. Miao and D. Xing, *Nat. Commun.*, 2015, **6**, 6991.
11. L. Yu, A. Zubair, E. J. Santos, X. Zhang, Y. Lin, Y. Zhang and T. Palacios, *Nano Lett.*, 2015, **15**, 4928-4934.
12. Y. Choi, J. Kang, D. Jariwala, M. S. Kang, T. J. Marks, M. C. Hersam and J. H. Cho, *Adv. Mater.*, 2016, **28**, 3742-3748.
13. T. Das, X. Chen, H. Jang, I. K. Oh, H. Kim and J. H. Ahn, *Small*, 2016, **12**, 5720-5727.
14. X. Ling, Y. Lin, Q. Ma, Z. Wang, Y. Song, L. Yu, S. Huang, W. Fang, X. Zhang, A. L. Hsu, Y. Bie, Y. H. Lee, Y. Zhu, L. Wu, J. Li, P. Jarillo-Herrero, M. Dresselhaus, T. Palacios and J. Kong, *Adv. Mater.*, 2016, **28**, 2322-2329.
15. X. Liu, D. Qu, J. Ryu, F. Ahmed, Z. Yang, D. Lee and W. J. Yoo, *Adv. Mater.*, 2016, **28**, 2345-2351.
16. Y. Su, C. U. Kshirsagar, M. C. Robbins, N. Haratipour and S. J. Koester, *2D Mater.*, 2016, **3**, 011006.
17. M. Zhao, Y. Ye, Y. Han, Y. Xia, H. Zhu, S. Wang, Y. Wang, D. A. Muller, X. Zhang, *Nat. Nanotechnol.* 2016, **11**, 954-959.
18. A. Dathbun, Y. Kim, S. Kim, Y. Yoo, M. S. Kang, C. Lee and J. H. Cho, *Nano Lett.*, 2017, **17**, 2999-3005.
19. C. Han, Z. Hu, L. C. Gomes, Y. Bao, A. Carvalho, S. J. R. Tan, B. Lei, D. Xiang, J. Wu, D. Qi, L. Wang, F. Huo, W. Huang, K. P. Loh and W. Chen, *Nano Lett.*, 2017, **17**, 4122-4129.
20. Y. Liu and K. W. Ang, *ACS Nano*, 2017, **11**, 7416-7423.
21. S. Wachter, D. K. Polyushkin, O. Bethge and T. Mueller, *Nat. Commun.*, 2017, **8**, 14948..
22. Y. Xu, J. Yuan, K. Zhang, Y. Hou, Q. Sun, Y. Yao, S. Li, Q. Bao, H. Zhang and Y. Zhang, *Adv. Funct. Mater.*, 2017, **27**, 1702211.
23. S. P. Koenig, R. A. Doganov, L. Seixas, A. Carvalho, J. Y. Tan, K. Watanabe, T. Taniguchi, N. Yakovlev, A. H. Castro Neto and B. Ozyilmaz, *Nano Lett.*, 2016, **16**, 2145-2151.
24. G. Wang, L. Bao, T. Pei, R. Ma, Y. Y. Zhang, L. Sun, G. Zhang, H. Yang, J. Li, C. Gu, S. Du,

- S. T. Pantelides, R. D. Schrimpf, H. J. Gao, *Nano Lett.* 2016, **16**, 6870-6878.
25. W. Luo, M. Zhu, G. Peng, X. Zheng, F. Miao, S. Bai, X.-A. Zhang and S. Qin, *Adv. Funct. Mater.*, 2018, **28**, 1704539.
26. A. Pezeshki, S. H. Hosseini Shokouh, P. J. Jeon, I. Shackery, J. S. Kim, I. K. Oh, S. C. Jun, H. Kim and S. Im, *ACS Nano*, 2016, **10**, 1118-1125.
27. M. Huang, S. Li, Z. Zhang, X. Xiong, X. Li and Y. Wu, *Nat. Nanotechnol.*, 2017, **12**, 1148-1154.