

1
2
3
4
5
6
7
8
9
10
11
12
13
14

Supplementary Information

In-memory Direct Processing based on Nanoscale Perpendicular Magnetic Tunnel Junctions


Kaihua Cao^{1,2}, Wenlong Cai¹, Yizheng Liu¹, Huisong Li¹, Jiaqi Wei^{1,2}, Hushan Cui^{1,2},
Xiaobin He², Junjie Li², Chao Zhao^{1,2}, Weisheng Zhao^{1,3*}

¹Fert Beijing Institute, BDBC, and School of Electronic and Information Engineering, Beihang
University, 100191 Beijing, P.R. China

²Institute of Microelectronics of Chinese Academy of Sciences, 100029 Beijing, P.R. China

³Beihang-Geortek Joint Microelectronics Institute, Qingdao Research Institute, Beihang
University, 266000 Qingdao, P.R. China

15 **Supplementary Note 1. Film properties**



16

17 **Supplementary Figure 1 | Film magnetic and magnetoresistance properties.** **a**,
 18 Out-of-plane (\perp) and in-plane (\parallel) magnetic fields induced hysteresis loops of the p-
 19 MTJ film annealed at 400°C for 1 hour measured by VSM; inset is the minor loop. **b**,
 20 measured (symbol) and fitted (line) R_{SL} and R_{SH} of the p-MTJ film as a function of the
 21 probe distance, where the high sheet resistance state (R_{SH}) and low sheet resistance
 22 state (R_{SL}) are measured at the applied field of ± 350 Oe using CIPT tool.


23

24 Supplementary Figure 1a illustrates the representative M-H hysteresis loops
 25 under out-of-plane and in-plane magnetic fields, where the p-MTJ film annealed at
 26 400°C for 1 hour. The upper and bottom CoFeB free layers present strong
 27 ferromagnetic coupling and switch simultaneously according to the minor loop (inset
 28 of Fig. S1a), which is significant to enable STT switching. The strong coupling
 29 ensures the stability of the reference layer and synthetic antiferromagnetic (SAF)
 30 structure for high thermal stability and low stray field.

31 Supplementary Figure 1b shows the R_{SL} and R_{SH} of the p-MTJ film used to build
 32 devices as a function of the probe distance, where the R_{SH} and R_{SL} are measured at the
 33 applied field of ± 350 Oe, respectively. According to the fitting model¹ provided by
 34 Current In-Plane Tunneling (CIPT) method, the p-MTJ film has a TMR ratio of 158%,
 35 an RA of $10.62 \text{ } \Omega \cdot \mu\text{m}^2$, a sheet resistance of $44.58 \text{ } \Omega/\square$ for the top electrode, and a
 36 sheet resistance of the $4.79 \text{ } \Omega/\square$ for the bottom electrode.

37

38 Supplementary Note 2. Switching probability measurement using pulse voltage




39

40 **Supplementary Figure 2 | Electrical properties of p-MTJ devices used for**
 41 **building the basic logic circuit in this work.** The STT switching loops are measured
 42 using voltage pulse with $1 \mu s$ duration of MTJ-P (a) and MTJ-Q (b). c, the switching
 43 probability behaviors from parallel states (P) to anti-parallel states (AP) of MTJ-P
 44 (red solid circles) and MTJ-Q (red hollow circles); d, the switching probability
 45 behaviors from AP to P of MTJ-P (blue solid squares) and MTJ-Q (red hollow
 46 squares), $\Delta^{P(AP)}$ and $V_{CO}^{P(AP)}$ were extracted from the fitting parameters, respectively.
 47

48 Supplementary Figure 2a and 2b show the experimental STT switching behavior
 49 of the p-MTJ devices (P and Q used for building the basic logic circuit in this work) at
 50 room temperature (300K) and its detection by resistance change along with pulse
 51 voltage sweep with $1 \mu s$ duration. The TMR is about 105% under $-100 mV$ pulse bias
 52 across the top electrodes.

53 In order to obtain critical voltage (V_{CO}) / (intrinsic spin transfer switching voltage
 54 at 0K) and thermal stability (Δ), the particular switching probability curves are
 55 presented in Fig. S2c and S2d, the whole measuring process is as follows (take the
 56 switching from AP to P as an example). The MTJ was first reset to AP state by
 57 applying a large minus voltage pulse ($-0.75 V$). Then the large reset voltage was
 58 removed and the junction resistance was measured by applying a small readout
 59 voltage ($-100 mV$) to ensure it in AP state. Subsequently, a short voltage switching
 60 pulse was applied to the junction. Finally, the junction resistance was measured by
 61 applying the readout voltage to determine whether it has switched or not. This
 62 sequence was repeated for 100 times to calculate the final switching probability under
 63 each condition. Each parameter extracted from the fitting is summarized as an inset,
 64 where the Δ is the average value of Δ^P and Δ^{AP} .¹⁻⁵

65 **Supplementary Note 3. Schematic of p-MTJs-based logic gate operation.**



66

67 **Supplementary Figure 3 | Schematic of p-MTJ-based logic gate operation.** V_G is
 68 the voltage between common bottom electrode and GND. **a**, **b**, **c** and **d**, the truth
 69 tables, critical logic states and logic sequential voltage for the operation “OR”, “IMP”,
 70 “AND” and “NIMP”, respectively.

71

72 A circuit analysis considering the basic logic processing circuit is carried out.
 73 Considering that the p-MTJ devices of the circuit shown in Fig. S3 behave as two
 74 resistances (R_P and R_Q) and applying Kirchhoff's current law at the R_G node, the
 75 voltage at node G is obtained as follows,

76
$$V_G = \frac{V_P R_G R_Q + V_Q R_G R_P}{R_P R_Q + R_G R_P + R_G R_Q} \quad (1)$$

77 V_G takes different values depending on the particular logic states, as different initial
 78 states (p and q) imply different values of R_P and R_Q . We will consider the effective
 79 applied voltage values between each p-MTJ device, $V_P - V_G$ for P and $V_Q - V_G$ for Q,
 80 respectively. In the logic states of the “IMP” logic truth table (as shown in Fig. S3b),
 81 the state of Q is changed only in case 1 (P and Q both in R_{AP}). $V_Q - V_G$ must be positive
 82 because Q should be switched by STT from R_{AP} to R_P , which must remain at the Q
 83 initial state in the meantime when P is changed to R_P .

84 Considering that MTJ has a relatively symmetrical switching characteristic (R_{AP}
 85 to R_P and R_P to R_{AP}), we could obtain a truth table and logic operation similar to
 86 “IMP” (as shown in Fig. S3d), where the state of Q is changed only in case 4 (P and Q
 87 both in R_P). The logic of q NIMP p is achieved and its two simultaneous voltages are
 88 $V_P > 0$ and $V_G < 0$ after calculating the error ratio.

89 Similarly, “OR”, “AND” logic operations can be performed when two
 90 processing voltages are $V_P < 0$, $V_G > 0$ and $V_P < 0$, $V_G < 0$, respectively (as shown in
 91 Fig. S3a and S3b).

92 **Supplementary Note 4. The stable evaluations based on error rate distributions.**

93

94 In order to figure out a suitable V_P and V_G , we used the calculation model and
 95 switching probability (as shown in equation (1)) of our p-MTJ devices to demonstrate
 96 the validity of the different logic. According to the logic truth table (as shown in Fig.
 97 S3), we defined the error of four different logic operations as:


$$98 \quad E_{\text{IMP}} = (1 - P_{Q1}^{\text{AP}}) + P_{P1}^{\text{AP}} + P_{Q3}^{\text{AP}} \quad (2)$$

$$99 \quad E_{\text{OR}} = P_{Q1}^{\text{AP}} + (1 - P_{Q3}^{\text{AP}}) + P_{P3}^{\text{P}} \quad (3)$$

$$100 \quad E_{\text{AND}} = (1 - P_{Q2}^{\text{P}}) + P_{Q4}^{\text{P}} + P_{P4}^{\text{P}} \quad (4)$$

$$101 \quad E_{\text{NIMP}} = P_{Q2}^{\text{P}} + P_{P2}^{\text{AP}} + (1 - P_{Q4}^{\text{P}}) \quad (5)$$

102 Where P is the switching probability for different devices, cases and states. For
 103 instance, P_{Q1}^{AP} are defined as MTJ-Q's switching probability in case 1 from the AP
 104 to P. The analytical error rate distributions of different logic operations in this work
 105 were conducted under the model mentioned above. The used parameters were as
 106 follows: $R_P = 1713\Omega / 3619\Omega$ (R_P / R_{AP} respectively), $\text{TMR}_P \sim 110\%$, $V_{C0}^{\text{P}} = -0.71\text{V} /$
 107 0.69V and $\Delta_P = 77 / 40$ ($R_P - R_{AP} / R_{AP} - R_P$ respectively), $R_Q = 1867\Omega / 3953\Omega$, TMR_Q
 108 $\sim 110\%$, $V_{C0}^{\text{Q}} = -0.71\text{V} / 0.68\text{V}$ and $\Delta_Q = 67 / 37$ and $R_G = 870\Omega$. All the resistance
 109 values were measured under -50mV dc bias and V_{C0} and Δ were obtained by fitting
 110 the switching probability curves (as shown in Fig. S2).




111

112 **Supplementary Figure 4 | Stable evaluations based on error rate distributions. a,**
 113 **b and c,** the error rate distributions of four different logic operations with TMR equal
 114 to 100%, 250% and 500% respectively.

115

116 Supplementary Figure 4 reveals that the stability of “OR”, “IMP”, “AND”, and
 117 “NIMP” gates will enhance with the increasing TMR value, when keeping all the
 118 parameters unchanged except for TMR (the resistance of R_{AP}). In general, $\text{TMR} \sim 100\%$
 119 and $R_G = 870 \Omega$ were sufficient for robust behaviours of “OR”, “AND”, and “NIMP”
 120 gates.



122

123 **Supplementary Figure 5 | IMP error as a function of V_P and V_Q .** a, b c and d, the
 124 error rate distribution of IMP logic operation with R_G equal to 1000Ω , 2000Ω , 3000Ω
 125 and 4000Ω respectively.

126

127 Supplementary Figure 5 demonstrates that the value of the IMP gate circuit
 128 parameters (such as R_G) can be optimized to decrease the error for fixed pulse
 129 duration and the TMR. Our results show that increasing R_G within a certain range can
 130 significantly increase the stability window. However, the most appropriate process
 131 voltage values increase rapidly.

132

133 **Supplementary References**

134

- 135 1 D. C. Worledge and P. L. Trouilloud, *Appl. Phys. Lett.*, 2003, **84**, 83–86.
 136 2 H. Sato, M. Yamanouchi, S. Ikeda, S. Fukami, F. Matsukura and H. Ohno, *Appl. Phys. Lett.*,
 137 2012, 101, 1–5.
 138 3 L. Thomas, G. Jan, J. Zhu, H. Liu, Y.-J. Lee, S. Le, R.-Y. Tong, K. Pi, Y.-J. Wang, D. Shen,
 139 R. He, J. Haq, J. Teng, V. Lam, K. Huang, T. Zhong, T. Torng and P.-K. Wang, *J. Appl.*
 140 *Phys.*, 2014, **115**, 1-6.
 141 4 W. Skowroński, M. Czapkiewicz, S. Ziętek, J. Chęciński, M. Frankowski, P. Rzeszut and J.
 142 Wrona, *Sci. Rep.*, 2017, **7**, 1–6.
 143 5 H. Zhao, A. Lyle, Y. Zhang, P. K. Amiri, G. Rowlands, Z. Zeng, J. Katine, H. Jiang, K.
 144 Galatsis, K. L. Wang, I. N. Krivorotov and J. P. Wang, *J. Appl. Phys.*, 2011, **109**, 2011–2014.