

ARTICLE

High performance indium oxide nanoribbon FETs: Mitigating devices signal variation from batch fabrication

Received 00th January 20xx, Accepted 00th January 20xx

DOI: 10.1039/x0xx00000x

www.rsc.org/

Thuy Thi Thanh Pham,^a Duy Phu Tran, ^a and Benjamin Thierry ^{*a}

^a Future Industries Institute and ARC Centre of Excellence in Convergent Bio-Nano Science and Technology, University of South Australia, Mawson Lakes Campus, Mawson Lakes, South Australia 5095, Australia

*Corresponding author: E-mail: benjamin.thierry@unisa.edu.au

Table of contents

- 1. Image reversal process and sputtering condition
- 2. Device characterization
- 3. Statistical analyses of electrical characteristics of the devices
- 4. Signal normalization
- 5. Signal resolution
- 6. Reference

1. Image reversal lithography process and sputtering conditions

The fabrication process utilizes 2 image reversal photolithography to define the patterns of In_2O_3 nanoribbon and metal contact lines. The process is carried out in the following steps and conditions: Step 1: the wafer was washed with acetone and isopropanol and then blew dry with N₂ gas and dried on a hotplate at 200°C for 2 min and then the wafer is allowed to rest at room temperature for a few min to cool down. Step 2: The wafer was mounted onto a spin coater (Suss Delta 80). About 3 mL of positive photoresist AZ5214E was dispensed onto the wafer and spun at 4000 rpm. Step 3: the wafer is pre-baked at 100°C in 1 min to evaporate the solvent in the photoresist. Step 4: The first exposure dose was applied using The EVG 620 Mask Aligner with a constant dose of 10 mJ/cm². The exposed wafer is image reversal baked on a hotplate at 115°C in 1 min 20s. Step 5: The wafer is exposed a second time using constant dose of 120 mJ/cm² with a blank photomask. Deposition of In_2O_3 was conducted using radio frequency sputtering at 50 W in Ar plasma (Ar gas flow rate: 10.0 Sccm). Sputtering of Cr and Au was done using direct current sputtering

ARTICLE

2. Device characterization

The field effect behaviour of the device was characterized in 1X PBS (pH 7.5, electrical conductivity = 15.5 mS/cm) within a customized Faraday box so that we could extract operational parameters for the device from characterization data.



Fig. S1 Drain and leakage current of the fabricated representative In₂O₃ NR FET



Fig. S2 Design of $1 \ln_2 O_3$ NR FET channel with on-chip integrated gate electrode. Areas within blue rectangles are opening areas to serve as gate electrode and bonding pads. The inset is confocal image of the centre of the chip showing the sensing area with $\ln_2 O_3$ NR

3. Statistical analyses of electrical characteristics of the devices

Statistical analyses of the threshold voltage, maximum transconductance, field-effect mobility, and drain current on/off ratios for the In_2O_3 NR FET devices are presented in Fig. S3 below:



Fig. S3 Plots of electrical characteristics for the 57 tested In_2O_3 NR FETs: (a) Threshold voltage, V_{th} ; (b) Transconductance, g_m ; (c) Field effect mobility, μ ; (c) Drain current on/off ratio.

4. Signal normalization

Small variations of device-to-device always exist in microfabrication. Hence, it is a common practice to normalize the drain currents evaluation of the device performance and sensing applications. ³⁻⁶ Signal normalization is usually carried out by taking the ratio of I/I_0 , where I_0 is the I_{DS} response of the FET at the V_{GS0} and I is the Ids response of the FET at different V_{GS} . In this work, I_0 is selected at the lowest possible V_{GS} applied in the respective regime (e.g. $V_{GS} = 0.17$ V for subthreshold and $V_{GS} = 0.51$ V for linear) assuming in the actual sensing the device is biased at these initial gate voltage points. Data point distributions of the two operation regimes when normalized against the highest I_{DS} are provided in Fig. S4 below.



Fig. S4 (a) Distributions of normalized drain currents in the subthreshold (a) and linear (b) regimes when normalized against the highest I_{DS} in the respective regimes ($I_0 = I_{DS}$ at $V_{GS} = 0.34$ V in subthreshold; $I_0 = I_{DS}$ at $V_{GS} = 0.68$ V in linear)

5. Signal resolution

Graphs of I/I_0 versus applied V_{GS} in the subthreshold and linear regimes:



Fig. S5 I/I₀ responses against different applied V_{GS} in the subthreshold regime (a), and in the linear regime (b); Error bars are SD of 57 devices.

6. References

- 1. Q. Liu, Y. Liu, F. Wu, X. Cao, Z. Li, M. Alharbi, A. N. Abbas, M. R. Amer and C. Zhou, *ACS Nano*, 2018, **12**, 1170-1178.
- 2. S. Park, S. Lee, C.-H. Kim, I. Lee, W.-J. Lee, S. Kim, B.-G. Lee, J.-H. Jang and M.-H. Yoon, *Scientific reports*, 2015, **5**, 13088.
- 3. N. Lu, A. Gao, P. Dai, S. Song, C. Fan, Y. Wang and T. Li, *Small*, 2014, **10**, 2022-2028.
- 4. E. Stern, A. Vacic and M. A. Reed, *IEEE Transactions on Electron Devices*, 2008, **55**, 3119-3130.
- 5. Q. Liu, N. Aroonyadet, Y. Song, X. Wang, X. Cao, Y. Liu, S. Cong, F. Wu, M. E. Thompson and C. Zhou, *ACS Nano*, 2016, **10**, 10117-10125.
- 6. N. Aroonyadet, X. Wang, Y. Song, H. Chen, R. J. Cote, M. E. Thompson, R. H. Datar and C. Zhou, *Nano Letters*, 2015, **15**, 1943-1951.