

Supplementary Information for:

Solution-processed N-type Fullerene Field-Effect Transistors Prepared Using CVD-grown Graphene Electrodes: Improving Performance with Thermal Annealing

*Yong Jin Jeong,^a Dong-Jin Yun,^b Jaeyoung Jang,^a Seonuk Park,^a Tae Kyu An,^a Lae Ho Kim,^a
Se Hyun Kim,^{c,*} and Chan Eon Park,^{a,*}*

^a Polymer Research Institute, Department of Chemical Engineering, Pohang University of Science and Technology, Pohang, 790-784, Korea.

^b Analytical Science Laboratory of Samsung Advanced Institute of Technology, SAIT, Yongin 446-712, Republic of Korea

^c Department of Nano, Medical and Polymer Materials, Yeungnam University, Gyeongsan, North Gyeongsang 712-749, South Korea

Corresponding author information

*E-mail: cep@postech.ac.kr, Fax: +82-54-279-8298, Tel: +82-54-279-2269 (C. E. Park)

*E-mail: shkim97@yu.ac.kr (S. H. Kim)




Figure S1. (a) Scanning electron microscopy image and (b) Raman spectra of graphene electrodes for OFETs, respectively.




Figure S2. Optical microscopy image of patterned graphene electrodes for OFETs (without contact pad).




Figure S3. Optical images of the seeding dichlorobenzene droplet on the UVO- and PTS-treated SiO_2/Si substrates.




Figure S4. Optical microscopy images of the aggregated C₆₀ on aluminum electrodes.






Figure S5. 2D-GIXD patterns of the thermally annealed C_{60} films on graphene at (a) 50 °C, (b) 90 °C, and (c) 130 °C

1) 50 °C-annealed C₆₀ FET



2) 90 °C-annealed C₆₀ FET



3) 130 °C-annealed C₆₀ FET




Figure S6. Width-normalized total resistance ($R_{\text{total}}W$) for the C₆₀ FETs annealed at three different T_A (50, 90 and 130 °C) as a function of the gate voltages.