

Electronic Supplementary Information (ESI)

Nanoscale surface engineering of a high- k $\text{ZrO}_2/\text{SiO}_2$ gate insulator for high performance ITZO TFT via plasma-enhanced atomic layer deposition

Wan-Ho Choi^a, Woojin Jeon^{,b} and Jin-Seong Park^{*,a}*

^aDivision of Materials Science and Engineering, Hanyang University, 222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Republic of Korea.

*E-mail: jsparklime@hanyang.ac.kr

^bDepartment of Advanced Materials Engineering for Information and Electronics, Kyung Hee University, 1732, Deogyong-daero, Giheung-gu, Yongin-si, Gyeonggi-do, 17104, Republic of Korea.

*E-mail: woojin@khu.ac.kr




Figure S1. SIMS depth profile of TFT structure with (a) ZrO_2 , (b) SiO_2 , (c)ZS8 and (d)ZS20.