

**Side-liquid-gated electrochemical Transistors and their Neuromorphic Applications**

Supplementary Information


Shuangqing Fan<sup>1</sup>, Ting Xu<sup>1</sup>, Enxiu Wu<sup>2</sup>, Minghui Cao<sup>1</sup>, Tong Liu<sup>1</sup>, Jie Su<sup>1,\*</sup>

<sup>1</sup>School of Electronic and Information Engineering, Qingdao University, Qingdao 266071, China.


<sup>2</sup>State Key Laboratory of Precision Measurement Technology and Instruments, School of Precision Instruments and Opto-electronics Engineering, Tianjin University, No. 92 Weijin Road, Tianjin, 300072, China.

These authors contributed equally: Jie Su.


\*E-mail: jsu@qdu.edu.cn




**Fig. S1. AFM image of  $\text{Er}_2\text{O}_3$  and  $\text{In}_2\text{O}_3$**  **a** Surface morphology and corresponding height profile of  $\text{Er}_2\text{O}_3$ . **b** Surface morphology of  $\text{In}_2\text{O}_3$ .




**Fig. S2.** IR spectra (KBr) for the  $\text{SiO}_2/\text{Si}$  substrate before and after PEO gating.




**Fig. S3. The Si/SiO<sub>2</sub> interface Model.** The position of the interface is shown by the dashed line. The black arrow shows the most probable migration path for a proton in the Si/SiO<sub>2</sub> interface. Interface with suboxide bond (the Si–Si bond at the SiO<sub>2</sub> side) of the interface is indicated by the green arrow. The red and yellow spheres are O and Si atoms, respectively.




**Fig. S4. The transfer characteristic curves of  $\text{In}_2\text{O}_3/\text{SiO}_2$  TFT under different backgate voltage.** The blue solid line represents the transfer characteristic curves of  $\text{In}_2\text{O}_3/\text{SiO}_2$  TFT without backgate. The hollow pentagon, triangle, and hexagon represents the transfer curves of  $\text{In}_2\text{O}_3/\text{SiO}_2$  TFT under fixed backgate voltage of 30 V, 0V, and -30V, respectively.




**Fig. S5. Electrical characteristic of the MoS<sub>2</sub>/SiO<sub>2</sub> FET and Pentacene/Er<sub>2</sub>O<sub>3</sub> TFT. a, b** Transfer characteristic curves of MoS<sub>2</sub>/SiO<sub>2</sub> FET (**a**) and Pentacene/Er<sub>2</sub>O<sub>3</sub> TFT (**b**). **c, d** Output curves of MoS<sub>2</sub>/SiO<sub>2</sub> FET (**c**) and Pentacene/Er<sub>2</sub>O<sub>3</sub> TFT (**d**).



**Fig. S6. The synaptic plasticity behavior of the PEO:LiClO<sub>4</sub>-gate MoS<sub>2</sub>/SiO<sub>2</sub> and Pentacene/Er<sub>2</sub>O<sub>3</sub> synaptic transistors.** **a, b** IPSC of the PEO:LiClO<sub>4</sub>-gate MoS<sub>2</sub>/SiO<sub>2</sub> (**a**) and Pentacene/Er<sub>2</sub>O<sub>3</sub> (**b**) synaptic transistor triggered by a pair of displacement pulses. **b, d** Corresponding PPD index over various spike time intervals.



**Fig. S7. The transition from STP to LTP of PEO:LiClO<sub>4</sub> gated 2D-MoS<sub>2</sub>/SiO<sub>2</sub> FET and pentacene/Er<sub>2</sub>O<sub>3</sub> TFT. a, b IPSCs of 2D-MoS<sub>2</sub>/SiO<sub>2</sub> FET (a) and pentacene/Er<sub>2</sub>O<sub>3</sub> TFT (b) triggered by side-gate pulses with different duration time. c, d IPSCs 2D-MoS<sub>2</sub>/SiO<sub>2</sub> FET (c) and pentacene/Er<sub>2</sub>O<sub>3</sub> TFT (d) triggered by side-gate pulses with different voltages.**



**Fig. S8.**The  $\Delta$ IPSC of PEO:LiClO<sub>4</sub> gated In<sub>2</sub>O<sub>3</sub>/Er<sub>2</sub>O<sub>3</sub> TFT under side-gate pulse ranging from 1 V to 4 V.