

**The Supplemental Material for “One dimensional MOSFETs for sub-5 nm high performance applications: a case of Sb<sub>2</sub>Se<sub>3</sub> nanowires”**

Xingyi Tan<sup>1</sup>, Qiang Li<sup>2</sup>, Dahua Ren<sup>2</sup>

<sup>1</sup>*Department of Physics, Chongqing Three Gorges University, Wanzhou, 404100, China*

<sup>2</sup>*College of Intelligent systems science and engineering, Hubei Minzu University, Enshi, 445000, China*

**Table s1.** The doping concentration and the maximum currents

Doping type	Doping concentration (/m)	Maximum currents ( $\mu\text{A}/\mu\text{m}$ )
P-type	$6 \times 10^7$	85.03
	$3 \times 10^8$	100.33
	$6 \times 10^8$	111.59
N-type	$1 \times 10^7$	148.86

**Table s2.** Criteria of the sub-5 nm Lg GAA Sb<sub>2</sub>Se<sub>3</sub> FETs' ballistic efficiency versus the 2028 needs of the ITRS 2013 for the HP and LP applications. The doping concentration is N<sub>n</sub>=3×10<sup>7</sup> m<sup>-1</sup>.

	<i>L<sub>g</sub></i> (nm)	<i>L<sub>UL</sub></i> (nm)	<i>SS</i> (mV/dec)	<i>I<sub>off</sub></i> (μA/μm)	<i>I<sub>on</sub></i> (μA/μm)	<i>I<sub>on</sub>/I<sub>off</sub></i>	<i>C<sub>t</sub></i> (fF/μm)	<i>τ</i> (ps)	PDP (fJ/μm)	
<b>HP</b>	5	0	197.7	0.1	2.627	2.63×10 <sup>1</sup>	-	-	-	
		1	150.2	0.1	734.25	7.34×10 <sup>3</sup>	-	-	-	
		2	122.4	0.1	3599.588	3.60×10 <sup>4</sup>	0.25	0.13	0.31	
		3	103.4	0.1	3123.159	3.12×10 <sup>4</sup>	0.20	0.12	0.25	
	3	0	389.2	0.1	-	-	-	-	-	
		1	257.4	0.1	-	-	-	-	-	
		2	186.1	0.1	83.05	8.30×10 <sup>2</sup>	-	-	-	
		3	150.1	0.1	1002.096	1.00×10 <sup>4</sup>	0.15	0.28	0.18	
	1	1	845.2	0.1	-	-	-	-	-	
		2	423.5	0.1	-	-	-	-	-	
		3	255.0	0.1	-	-	-	-	-	
		5	0	197.7	5×10 <sup>-5</sup>	-	-	-	-	
		1	150.2	5×10 <sup>-5</sup>	-	-	-	-	-	
		2	122.4	5×10 <sup>-5</sup>	-	-	-	-	-	
		3	103.4	5×10 <sup>-5</sup>	8.359	1.67×10 <sup>5</sup>	-	-	-	
<b>LP</b>	3	0	389.2	5×10 <sup>-5</sup>	-	-	-	-	-	
		1	257.4	5×10 <sup>-5</sup>	-	-	-	-	-	
		2	186.1	5×10 <sup>-5</sup>	-	-	-	-	-	
		3	150.1	5×10 <sup>-5</sup>	-	-	-	-	-	
	1	845.2	5×10 <sup>-5</sup>	-	-	-	-	-	-	
<b>ITRS</b>	1	2	423.5	5×10 <sup>-5</sup>	-	-	-	-	-	
	3	255.0	5×10 <sup>-5</sup>	-	-	-	-	-	-	
	<b>2028</b>	<b>5.1</b>	-	-	0.1	900	9.00×10 <sup>3</sup>	0.6	0.423	0.24
<b>ITRS</b>	<b>5.9</b>	-	-	5×10 <sup>-5</sup>	295	5.90×10 <sup>6</sup>	0.69	1.493	0.28	<b>LP 2028</b>

*L<sub>g</sub>*: the gate length. *L<sub>UL</sub>*: the underlap length. *SS*: the subthreshold swing. *I<sub>off</sub>*: the off-state current. *I<sub>on</sub>*: the on-state current. *C<sub>t</sub>*: the gate capacitance. *τ*: the delay time. PDP: the power dissipation.

**Table s3.** Criteria of the sub-5 nm Lg GAA Sb<sub>2</sub>Se<sub>3</sub> FETs' ballistic efficiency versus the 2028 needs of the ITRS 2013 for the HP and LP applications. The doping concentration is N<sub>n</sub>=6×10<sup>7</sup> m<sup>-1</sup>.

	<i>L<sub>g</sub></i> (nm)	<i>L<sub>UL</sub></i> (nm)	<i>SS</i> (mV/dec)	<i>I<sub>off</sub></i> (μA/μm)	<i>I<sub>on</sub></i> (μA/μm)	<i>I<sub>on</sub>/I<sub>off</sub></i>	<i>C<sub>t</sub></i> (fF/μm)	<i>τ</i> (ps)	PDP (fJ/μm)
<b>HP</b>	5	0	248.9	0.1	-	-	-	-	-
		1	173.9	0.1	115.175	1.15×10 <sup>3</sup>	-	-	-
		2	124.1	0.1	2792.187	2.79×10 <sup>4</sup>	0.32	0.22	0.39
		3	94.5	0.1	2883.088	2.88×10 <sup>4</sup>	0.25	0.17	0.31
	3	0	505.3	0.1	-	-	-	-	-
		1	284.2	0.1	-	-	-	-	-
		2	176.0	0.1	3.29	3.29×10 <sup>1</sup>	-	-	-
		3	153.5	0.1	402.588	1.03×10 <sup>3</sup>	-	-	-
	1	1	704.8	0.1	-	-	-	-	-
		2	520.2	0.1	-	-	-	-	-
		3	342.0	0.1	-	-	-	-	-
	5	0	248.9	5×10 <sup>-5</sup>	-	-	-	-	-
<b>LP</b>		1	173.9	5×10 <sup>-5</sup>	-	-	-	-	-
		2	124.1	5×10 <sup>-5</sup>	-	-	-	-	-
		3	94.5	5×10 <sup>-5</sup>	8.103	1.62×10 <sup>5</sup>	-	-	-
	0	505.3	5×10 <sup>-5</sup>	-	-	-	-	-	-
	3	1	284.2	5×10 <sup>-5</sup>	-	-	-	-	-
		2	176.0	5×10 <sup>-5</sup>	-	-	-	-	-
		3	153.5	5×10 <sup>-5</sup>	-	-	-	-	-
	1	1	704.8	5×10 <sup>-5</sup>	-	-	-	-	-
	1	2	520.2	5×10 <sup>-5</sup>	-	-	-	-	-
		3	342.0	5×10 <sup>-5</sup>	-	-	-	-	-
<b>ITRS</b>									
<b>HP</b>	5.1	-	-	0.1	900	9.00×10 <sup>3</sup>	0.6	0.423	0.24
<b>2028</b>									
<b>ITRS</b>	5.9	-	-	5×10 <sup>-5</sup>	295	5.90×10 <sup>6</sup>	0.69	1.493	0.28
<b>LP 2028</b>									

*L<sub>g</sub>*: the gate length. *L<sub>UL</sub>*: the underlap length. *SS*: the subthreshold swing. *I<sub>off</sub>*: the off-state current. *I<sub>on</sub>*: the on-state current. *C<sub>t</sub>*: the gate capacitance. *τ*: the delay time. PDP: the power dissipation.