

Supporting Information

**Impact ionization threshold switching field-effect transistor**

*Chanwoo Kang<sup>a†</sup>, Haeju Choi<sup>a†</sup>, Hyeonje Son<sup>a</sup>, Taeho Kang<sup>a</sup>, Sang-Min Lee<sup>a</sup>, and Sungjoo Lee<sup>a,b,c\*</sup>*

<sup>a</sup>SKKU Advanced Institute of Nanotechnology (SAINT), Sungkyunkwan University, Suwon 16419, Republic of Korea

<sup>b</sup>Department of Nano Science and Technology, Sungkyunkwan University, Suwon 16419, Korea

<sup>c</sup>Department of Nano Engineering, Sungkyunkwan University, Suwon 16419, Republic of Korea

E-mail: leesj@skku.edu

## Contents

### **Supplementary Section 1. Fabrication and characterization of I<sup>2</sup>S-FET**


- a. Fabrication process**
- b. Current oscillation in sub-threshold region**
- c. Comparison with threshold switch-based and/or impact ionization-based devices**

### **Supplementary Section 2. Electrical and transport properties of I<sup>2</sup>S-FET**

- a. Impact ionization characteristics of the WSe<sub>2</sub> I<sup>2</sup>S**
- b. Thickness dependence of the WSe<sub>2</sub> I<sup>2</sup>S and I<sup>2</sup>S-FET**
- c. Effect of Schottky barrier of Graphene/WSe<sub>2</sub> interface**
- d. Device-to-device variation**


## Supplementary Section 1. Fabrication and characteristics of I<sup>2</sup>S-FET

### a. Fabrication process



**Figure S1.** Schematic of the process flow for I<sup>2</sup>S-FET fabrication.

Figure S1 illustrates the fabrication process of the I<sup>2</sup>S-FETs. First, an individual back-gate electrode (Au, 25 nm) was deposited on the SiO<sub>2</sub>/Si substrate. A dielectric layer (h-BN 75–100 nm) was then transferred onto the top of the back-gate electrode using a polydimethylsiloxane (PDMS) stamp. To prepare the MoS<sub>2</sub> channel layers, mechanically exfoliated MoS<sub>2</sub> flakes (25–40 nm) were transferred onto a previously prepared back-gate dielectric layer using a PDMS stamp. Graphene and WSe<sub>2</sub> were sequentially dry transferred onto the substrate similarly. Finally, the source-drain electrodes of the baseline MoS<sub>2</sub> FET and the top electrode of WSe<sub>2</sub> I<sup>2</sup>S, which acts as a drain electrode of the entire device, were simultaneously defined using e-beam lithography and e-beam deposition of Au (~50 nm), followed by a lift-off process. Figure S2 shows optical images in the order of device fabrication.




**Figure S2.** Optical images in the order of device fabrication. (a) Bottom electrode. Sequentially transferred (b) MoS<sub>2</sub>, h-BN, and (c) bi-layer graphene (BLG). (d) ICP-etched BLG. (e) Stacked WSe<sub>2</sub> on BLG. (f) Source-drain electrodes.

### b. Current oscillation in sub-threshold region

We divided the  $I_{DS}-V_{GS}$  curve into three regions (i.e., off, oscillation, and on regions) to explain the working mechanism of the I<sup>2</sup>S-FET. The MoS<sub>2</sub> transistor still has a high resistance when an insufficient gate voltage is applied; thus, the magnitude of the drain voltage applied to the WSe<sub>2</sub> I<sup>2</sup>S is not sufficient to cause impact ionization. Therefore, the overall current was limited to the off state of WSe<sub>2</sub> I<sup>2</sup>S, as shown in the off region. As the gate voltage increases, the drain voltage applied to WSe<sub>2</sub> I<sup>2</sup>S gradually increases. When the critical electric field is reached, electron-hole pairs are generated, and WSe<sub>2</sub> I<sup>2</sup>S becomes metallic. However, because WSe<sub>2</sub> I<sup>2</sup>S is switched to a low resistance (metallic), the baseline MoS<sub>2</sub> transistor is formed as if it has a relatively high resistance, and a redistribution of the drain voltage occurs, causing the voltage across the WSe<sub>2</sub> I<sup>2</sup>S to drop below  $V_{BR}$ . Therefore, WSe<sub>2</sub> I<sup>2</sup>S quickly transitions back to that before impact ionization occurs. These processes are quickly repeated and form oscillations, as shown in the oscillation region. The resistance of the MoS<sub>2</sub> transistor will be much lower when the gate voltage is sufficiently high such that the MoS<sub>2</sub> transistor will have a small drain voltage


even when  $\text{WSe}_2$  I<sup>2</sup>S becomes metallic. It maintained the drain voltage distribution concentrated on  $\text{WSe}_2$  I<sup>2</sup>S over the  $V_{\text{BR}}$ . Therefore, the electric field applied to  $\text{WSe}_2$  would not be dropped below the  $E_{\text{CR}}$  and the  $\text{WSe}_2$  I<sup>2</sup>S remained as a metallic channel, eventually turning on the entire device, as shown in the on state.



**Figure S3.**  $I_{\text{DS}}-V_{\text{GS}}$  transfer characteristics of the I<sup>2</sup>S-FET, separated into off / oscillation (sub-threshold) / on (impact ionization) regions.

## Supplementary Section 2. Electrical and transport properties of WSe<sub>2</sub> I<sup>2</sup>S and I<sup>2</sup>S-FET


### a. Impact ionization characteristics of the WSe<sub>2</sub> I<sup>2</sup>S



**Figure S4.** Multiplication factor as a function of the electric field

Figure S4 shows the multiplication factor defined as  $M = I_{DS}/I_{sat}$  (here,  $I_{sat}$  is set as the saturation current just before the impact ionization-induced abrupt current increase), which is a function of the electric field. WSe<sub>2</sub> showed a high multiplication factor of over 1000, indicating that a large amount of carrier multiplication occurred in the WSe<sub>2</sub> channel.


### b. Thickness dependence of the WSe<sub>2</sub> I<sup>2</sup>S and I<sup>2</sup>S-FET



**Figure S5.** (a)  $I_{DS}$ - $V_{DS}$  characteristics of the WSe<sub>2</sub> I<sup>2</sup>Ss with various thicknesses. (b) Normalized  $I_{DS}$  of I<sup>2</sup>S-FETs with various thicknesses as a function of  $V_{GS}$  at same applied drain bias of 5 V.

The impact ionization that induces an abrupt increase in the channel current can be reduced by adjusting the WSe<sub>2</sub> thickness of I<sup>2</sup>S and the breakdown voltage ( $V_{BR}$ ). Because the primary mechanism of I<sup>2</sup>S is based on impact ionization,  $V_{BR}$  may be controlled by adjusting the channel thickness. Figure S5a shows the I-V characteristics of WSe<sub>2</sub> I<sup>2</sup>S with different channel thicknesses. The  $V_{BR}$  decreased because the  $E_{CR}$  is a material-specific parameter (Figure 2c) as the thickness decreased. Moreover, Figure S5b shows the  $I_{DS}$ - $V_{GS}$  characteristics of I<sup>2</sup>FETs with various WSe<sub>2</sub> thicknesses under the same drain bias of 5 V. For this fixed  $V_{DS}$ , the  $V_{TH}$  required for impact ionization also decreases with the WSe<sub>2</sub> thickness.

### c. Effect of Schottky barrier of Graphene/WSe<sub>2</sub> interface




**Figure S6.** Band diagram of the WSe<sub>2</sub> I<sup>2</sup>S under various drain bias conditions

WSe<sub>2</sub> I<sup>2</sup>S exhibits step switching characteristics with only a positive drain bias. Compared to a negative drain bias, a positive drain bias limits the off-current. This is the result of the asymmetric structure of Graphene/WSe<sub>2</sub>, which will be exhibited through the analysis of each band alignment in Fig. S6. The band alignment after the corresponding drain voltage was applied. The Schottky barrier is formed in the direction of graphene crossing WSe<sub>2</sub> because the WSe<sub>2</sub> electron affinity is smaller than that of graphene [S1]. For a low negative drain voltage,

the right side of the WSe<sub>2</sub> band rises, and electrons directly flow, regardless of the Schottky barrier. Even if impact ionization occurs by applying a strong negative drain voltage, a sharp increase in current cannot be observed because many electrons are already flowing. On the other hand, at a low positive drain voltage, the right side of the WSe<sub>2</sub> band is lowered and the flow of electrons is restricted by the Schottky barrier, ensuring a low off-current. Subsequently, a sharp increase in the current through impact ionization can be observed if a strong positive drain voltage is applied.

#### d. Device-to-device variation



**Figure S7.** Device-to-device variation of  $V_{TH}$  and SS for 10 devices.

Figure S7 depicts the device-to-device variation of 10 samples. It shows the uniformity of threshold voltage ( $V_{TH}$ ) and subthreshold swing (SS) of the device-to-device from 10 devices. The coefficient of variation (CV) for these values was calculated as  $CV = (\sigma/\mu) \times 100$  (%), where  $\sigma$  and  $\mu$  denote the standard deviation and absolute mean value. The measured results of these I2S-FETs show low CV values for both  $V_{TH}$  (3.41 %) and SS (4.54 %), demonstrating the uniformity of  $V_{TH}$  and SS under the same device conditions.



## Supplementary References

- [S1] K. Kim, S. Larentis, B. Fallahazad, K. Lee, J. Xue, D. C. Dillen, C. M. Corbet and E. Tutuc, *ACS Nano*, 2015, **9**, 4527-4532.
- [S2] H. Choi, J. Li, T. Kang, C. Kang, H. Son, J. Jeon, E. Hwang and S. Lee, *Nat. Commun.*, 2022, **13**, 6076.
- [S3] J. Kim, K. Cho, J. Pak, W. Lee, J. Seo, J.-K. Kim, J. Shin, J. Jang, K.-Y. Baek, J. Lee, S. Chung, K. Kang and T. Lee, *ACS Nano*, 2022, **16**, 5376-5383.
- [S4] C. J. McClellan, E. Yalon, L. Cai, S. Suryavanshi, X. Zheng and E. Pop, 2018.
- [S5] X. Wang and H. Li, *Appl. Phys. Lett.*, 2022, **120**.
- [S6] J. Seo, G. Han, H. Kim and D. Lee, *Micromachines*, 2022, **13**.
- [S7] J. Lin, X. Chen, X. Duan, Z. Yu, W. Niu, M. Zhang, C. Liu, G. Li, Y. Liu, X. Liu, P. Zhou and L. Liao, *Adv. Sci. (Weinh)*, 2022, **9**, e2104439.