

## Supporting Information


# Bioelectronics Building Block: Low-Voltage Integratable Organic Thin-Film Transistors with a Tri-layer Gate Dielectric Design

*Taoming Guo<sup>1</sup>, Ran Wang<sup>1</sup>, Yaojie Zheng<sup>1</sup>, Huazhong Yang<sup>1</sup>, Yongpan Liu<sup>1</sup>, Teng Yi<sup>1</sup>, Wei Tang<sup>2</sup>, and Chen Jiang<sup>1,3,4,5</sup>*


1. Department of Electronic Engineering, Tsinghua University, Beijing, China
2. Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China
3. Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China
4. State Key Laboratory of Flexible Electronics Technology, Tsinghua University, Beijing, China
5. State Key Laboratory of Space Network and Communications, Tsinghua University, Beijing, China

### Correspondence


E-mail: chenjiang@tsinghua.edu.cn (Chen Jiang); terry\_tang@sjtu.edu.cn (Wei Tang)




**Fig S1** Measured output characteristics of OTFTs with different gate dielectric configurations: (a) mono-layer, (b) bi-layer, and (c) tri-layer designs.




**Fig S2** Measured transfer characteristics of functional OTFTs with the tri-layer dielectric design, illustrating variations in  $\text{AlO}_x$  thickness: (a) 1.5 nm, (b) 3.0 nm, (c) 4.5 nm, and (d) 6.0 nm. All devices have a width-to-length ratio of 1500  $\mu\text{m}$  / 50  $\mu\text{m}$ .




**Figure S3** Cross-sectional schematic of the integration of different metal layers for OTFTs into circuits. Intercon.: interconnection; PaC: parylene-C.




**Figure S4** (a) Circuit schematic of the p-type pseudo-CMOS inverter. (b) Measured output voltage ( $V_{OUT}$ ) as a function of input voltage ( $V_{IN}$ ) for a supply voltage ( $V_{DD}$ ) of 10 V. (c) Dynamic response of the inverter.



**Figure S5** (a) Circuit schematic of the NAND gate with a p-type pseudo-CMOS design. (b) Measured output voltage ( $V_{OUT}$ ) as a function of input voltages ( $V_{IN,A}$  and  $V_{IN,B}$ ) for a supply voltage ( $V_{DD}$ ) of 10 V. (c) Dynamic response of the NAND gate.



**Figure S6** (a) Circuit schematic of the NOR gate with a p-type pseudo-CMOS design. (b) Measured output voltage ( $V_{OUT}$ ) as a function of input voltages ( $V_{IN,A}$  and  $V_{IN,B}$ ) for a supply voltage ( $V_{DD}$ ) of 10 V. (c) Dynamic response of the NOR gate.



**Figure S7** (a) Circuit schematic of the D flip-flop with a p-type pseudo-CMOS design.  
(b) Dynamic response of the D flip-flop.

Dielectric Type	1-Layer	2-Layer	3-Layer	3-Layer	3-Layer
$t_{\text{AlOx}}$ (nm)	/	/	1.5	3.0	4.5
$C_i$ (nF/cm <sup>2</sup> )	154	90	84	83	81
<b>Mobility</b> (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	0.23 (0.01)	0.94 (0.15)	0.92 (0.13)	0.93 (0.13)	0.94 (0.07)
$V_T$ (V)	2.29 (0.33)	0.73 (0.21)	1.29 (0.52)	-0.40 (0.01)	-0.02 (0.06)
<b>ON/OFF</b>	$10^3 \sim 10^4$	$10^3 \sim 10^4$	$10^5 \sim 10^6$	$10^5 \sim 10^6$	$10^5 \sim 10^6$
<b>Yield</b>	47%	37%	50%	57%	93%
					90%

**Table S1** Summary of the electrical performance of OTFTs across 30 devices for each gate dielectric configuration.

	<b>Dielectric</b>	<b> V<sub>Ds</sub>  (V)</b>	<b>Mobility (cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>)</b>	<b>V<sub>T</sub> (V)</b>	<b>Processing Method</b>	<b>Integrated Circuits</b>
<b>This work</b>	CYTOP/AIO <sub>x</sub> /P(VDF-TrFE-CFE)	10	0.94	-0.02	Photolithography	2-inch Array Logic Gates
[1]	CYTOP/Parylene	10	1.18	-3.07	Printing	AND Gate
[2]	PS/Parylene	25	0.47	-3.7	Printing	/
[3]	SiO <sub>2</sub>	1	0.0035	~1	Printing	Inverter
[4]	CYTOP	60	1.5	-3	Shadow Mask	/
[5]	PMMA	60	0.25	-5.67	Shadow Mask	/
[6]	PMMA/P(VDF-TrFE-CFE)	5	0.62	~-1	Shadow Mask	/
[7]	CYTOP/P(VDF-TrFE-CFE)	5	1.5	-1.52	Shadow Mask	/

**Table S2** Comparison of electrical performance between the presented OTFTs and previously reported IDT-BT-based TFTs.

## References

- 1 W. Kim, G. Ryu, Y. Nam, H. Choi, M. Wang, J. Kwon, C. B. Nielsen, K. Kang and S. Jung, *Adv Funct Mater*, DOI:10.1002/adfm.202312922.
- 2 E.-Y. Shin, E.-Y. Choi and Y.-Y. Noh, *Org Electron*, 2017, 46, 14–21.
- 3 T. Carey, A. Arbab, L. Anzi, H. Bristow, F. Hui, S. Bohm, G. Wyatt-Moon, A. Flewitt, A. Wadsworth, N. Gasparini, J. M. Kim, M. Lanza, I. McCulloch, R. Sordan and F. Torrisi, *Adv Electron Mater*, DOI:10.1002/aelm.202100112.
- 4 D. Venkateshvaran, M. Nikolka, A. Sadhanala, V. Lemaur, M. Zelazny, M. Kepa, M. Hurhangee, A. J. Kronemeijer, V. Pecunia, I. Nasrallah, I. Romanov, K. Broch, I. McCulloch, D. Emin, Y. Olivier, J. Cornil, D. Beljonne and H. Sirringhaus, *Nature*, 2014, 515, 384–388.
- 5 J. Zou, M. Zhang, K. Zhao, Q. Zhang, M. Deng, F. Huang, L. Kang, Z. Hu, J. Zhang and W. Li, *IEEE Trans Electron Devices*, 2021, 68, 5120–5126.
- 6 S. Guo, S. Li, T. Shen, W. Tang, X. Guo, J. Xin, J. Jin, H. Wei, X. Wang and J. Li, *J Phys D Appl Phys*, 2021, 54, 444001.
- 7 W. Tang, J. Li, J. Zhao, W. Zhang, F. Yan and X. Guo, *IEEE Electron Device Letters*, 2015, 36, 950–952.