

## Supplementary Information

### High-Performance Electrode-Controlled MoTe<sub>2</sub> Memristor for Dual-Mode Synaptic Plasticity in Neuromorphic Systems

Jiaju Wang<sup>a</sup>, Haiyan Nan<sup>a, b,\*</sup>, Zijian Wang<sup>a</sup>, Renxian Qi<sup>a</sup>, Dan Bing<sup>c</sup>, Xitao Guo<sup>d</sup>, Jialing Jian<sup>a</sup>, Zhengjin Weng<sup>a</sup>, Shaoqing Xiao<sup>a</sup>, Xiaofeng Gu<sup>a</sup>

<sup>a</sup> *School of Integrated Circuits, Jiangnan University, Wuxi 214401, China*

<sup>b</sup> *State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, 865 Changning Road, Shanghai 200050, China*

<sup>c</sup> *Nanjing Tech University Pujiang Institute, Nanjing 211200, China*

<sup>d</sup> *School of Mechanical and Electronic Engineering, East China University of Technology, Nanchang 330013, China*

\* Corresponding author.

E-mail address: [jnanhaiyan@jiangnan.edu.cn](mailto:jnanhaiyan@jiangnan.edu.cn) (Haiyan Nan).

## **Contents:**

Fig. S1. Schematic diagram of a conventional thermal evaporation top-electrode device

Fig. S2. Memristive property tests of the thermal evaporation top-electrode MoTe<sub>2</sub> device

Fig. S3. 10000-second retention characteristics of homosynapses and heterosynapses.

Fig. S4. Output hysteresis curves of the device under different treatments.

Fig. S5. Statistical distribution of  $I_{ds}$  at 20 V for embedded-electrode and top-electrode devices.

Fig. S6. Resistance switching characteristic tests of the thermal evaporation top-electrode device

Fig. S7. Resistance switching characteristic tests of the embedded electrode device

Fig. S8. Output characteristics and transfer characteristic curves of synaptic devices in an atmospheric environment

Fig. S9. Grayscale image writing after different numbers of pulses

Fig. S10. LTP and LTD curves of the device, as well as the fitted curves




Fig. S1. Schematic diagram of a conventional thermal evaporation top-electrode device




Fig. S2. Memristive property tests of the thermal evaporation top-electrode MoTe<sub>2</sub> device: (a) transfer characteristic curve; (b) output hysteresis with different bias scanning ranges; (c) transfer hysteresis with different gate voltage scanning ranges; (d) output hysteresis under different gate voltages




Fig. S3. (a) 500-second retention characteristics of homosynapses at a read voltage of  $V_{ds}=0.01V$  after  $V_{ds}$  pulse operation (HRS: 30V for 5s; LRS: -30V for 5s) (b) 10,000-second retention characteristics of homosynapses at a read voltage of  $V_{ds}=0.01V$  after  $V_{ds}$  pulse operation (HRS: 30V for 5s; LRS: -30V for 5s) (c) 500-second retention characteristics of heterosynapses at a read voltage of  $V_{ds}=0.01V$  after  $V_{gs}$  pulse operation (HRS: -60V for 5s; LRS: 60V for 5s) (d) 10,000-second retention characteristics of heterosynapses at a read voltage of  $V_{ds}=0.01V$  after  $V_{gs}$  pulse operation (HRS: -60V for 5s; LRS: 60V for 5s).




Fig. S4. Output hysteresis curves of the device under different treatments.




Fig. S5. Statistical distribution of  $I_{ds}$  at 20 V for embedded-electrode and top-electrode devices. The  $I_{ds}$  values were extracted from hysteresis curves measured under a voltage sweep of -40 V to 40 V.




Fig. S6. Resistance switching characteristic tests of the thermal evaporation top-electrode device: (a) Homosynapse; (b) Heterosynapse.




Fig. S7. Resistance switching characteristic tests of the embedded electrode device: (a-b) Homosynapse; (c-d) Heterosynapse.




Fig. S8. Original (a) output curves and (d) transfer curves of the embedded electrode device in atmospheric environment, (b) output curves and (e) transfer curves after suppression by  $-60$  V gate voltage, (c) output curves and (f) transfer curves after stimulation by  $+60$  V gate voltage.




Fig. S9. Grayscale image writing after different numbers of pulses: (a) Original image; (b) 1 pulse; (c) 5 pulses; (d) 10 pulses; (e) 15 pulses; (f) 20 pulses.




Fig. S10. (a) Long-term potentiation (LTP) and depression (LTD) curves measured by applying 128 gate voltage pulses (including 64 positive pulses (10 V) followed by 64 negative pulses (-10 V)). The width and interval of the voltage pulses are 1 s. (b) Nonlinearity fitted from the LTP and LTD curves.