

Supporting Information to:

**High-performance Top-gated Monolayer SnS₂ Field-effect Transistors and Their
Integrated Logic Circuits**

H. S. Song^{1,2}, S. L. Li^{1*}, L. Gao², Y. Xu¹, K. Ueno³, J. Tang^{2*}, Y. B. Cheng^{2,4},

K. Tsukagoshi^{1*}

*1. International Center for Materials Nanoarchitectonics (WPI-MANA), National
Institute for Materials Science (NIMS), Tsukuba, Ibaraki 305-0044, Japan*

*2. Wuhan National Laboratory for Optoelectronics (WNLO) and School of Optical
and Electronic Information, Huazhong University of Science and Technology (HUST),
Wuhan 430074, P. R. China*

*3. Department of Chemistry, Graduate School of Science and Engineering, Saitama
University, Saitama 338-8570, Japan*

*4. Department of Materials Engineering, Monash University, Melbourne, Victoria,
3800, Australia*




Figure S1. Micro-photoluminescence of single layer SnS₂ flake fabricated for TG-FET.




Figure S2. Powder XRD of SnS₂ bulks, red lines denote from the standard card and the white peaks correspond to XRD data. The exfoliated source demonstrates pure hexagonal SnS₂ with JCPDS NO.83-1706.




Fig.S3 (a,b) AFM image of multiple layer SnS₂ flake and its height profile along the black line. The white dotted line shows the boundary of two neighbor layers and the height difference is ~ 0.7 nm. The 0.7 nm scanning demonstrate that our AFM instruments can identify monolayer scanning.




Figure S4. BG-FET performances with bare top surface, the carrier mobility is ~ 10 cm^2/Vs .

For the calculation to the BG-FET mobility: The BG-FET was measured in standard back-gated FET structure utilizing 285 nm SiO_2 covering layer with bare SnS_2 flake top surface as the channel. For the calculation of mobility, we utilize the linear working zone of FET as

$$\mu_{BG} = g_m \times \frac{L}{W} \times \frac{1}{C_i} \times \frac{1}{V_{DS}}, \text{ while the transconductance } g_m = \frac{dI_{DS}}{dV_{BG}} \text{ was extracted from Fig.}$$

S2d, $g_m = 8 \times 10^{-10}$ A/V; the capacitance per unit area of SiO_2 , $C_i = \epsilon_0 \epsilon_r / d = 8.85 \times 10^{-12} \text{F/m} \times 3.9 / (285 \times 10^{-9} \text{m}) = 1.21 \times 10^{-8} \text{F/cm}^2$; The ratio of channel length to width is $\sim 5/3$. Substituting all the

$$\text{above data, we can get } \mu_{BG} = g_m \times \frac{L}{W} \times \frac{1}{C_i} \times \frac{1}{V_{DS}} = 8 \times 10^{-10} \times \frac{5}{3} \times \frac{1}{1.21 \times 10^{-8}} \times 100 \text{ cm}^2/\text{Vs}$$

~ 10 cm^2/Vs .




Figure S5. Leakage current (I_G) stands in the order of 10^{-14} - 10^{-12} ampere during our measurement.