Electronic Supplementary Information for:

Trap density probing on top-gate MoS₂ nanosheet field-effect transistors by photo-excited charge collection spectroscopy

Kyunghee Choi,^a Syed Raza Ali Raza,^a Hee Sung Lee,^a Pyo Jin Jeon,^a Atiye Pezeshki,^a Sung-Wook Min,^a Jin Sung Kim,^a Woojin Yoon,^b Sang-Yong Ju,^b Kimoon Lee,^c and Seongil Im*^a

^a Institute of Physics and Applied Physics, Yonsei University, 50 Yonsei-ro, Seodaemun-gu,
Seoul 120-749, Korea. E-mail: <u>semicon@yonsei.ac.kr</u>; Tel: +82-2-2123-2842; Fax: +82-2-3921592

^b Department of Chemistry, Yonsei University, 50 Yonsei-ro, Seodaemun-gu, Seoul 120-749, Korea.

^c Inorganic Materials Laboratory, Samsung Advanced Institute of Technology, Suwon, Gyeonggi-do 443-803, South Korea.



Fig. S1 (a) The 2D schematic of the universal back-gate MoS_2 FET. (b) Transfer curves of 2L and 3L MoS_2 FETs before and after thermal annealing. After patterning of Source (S) and drain (D) electrodes, thermal annealing was carried out at 473K for 10 min in a N₂ atmosphere. A negative shift of threshold voltage in universal back-gate FETs was always found after the annealing, as indicated in the transfer curves of Fig. S1b.

ESI 2.

ESI 1.



Fig. S2 The transmittance of the ITO/Al₂O₃ and ITO/Al₂O₃/glass samples was more than 80%.

ESI 3.



Fig. S3 (a,b) Device schematics and transfer curves of universal back-gate 3-4 L MoS₂ channel FETs with and without 50 nm-thick ALD Al_2O_3 passivation. (c,d) Device schematics and transfer curves of universal back-gate n-type InGaZnO channel FETs with and without 50 nm-thick ALD Al_2O_3 passivation. (e~g) Device schematics of top-gate (e) and patterned back-gate (f) MoS₂ FETs along with their respective transfer curves.

According to the transfer curves of Fig. S3b and d, there is big difference between two universal back-gate FETs with and without ALD Al_2O_3 encapsulation. A large increase of drain current and threshold voltage shift is observed by simple ALD encapsulation. This indicates that carrier doping effects from ALD oxide to channel are highly likely, making the channels more conductive than before ALD process. Transfer curves of Fig. S3g show the results from patterned back-gate MoS₂ FET, where exfoliated MoS₂ was printed on Al_2O_3 dielectric that was already deposited by ALD; no doping effects are expected. The threshold voltage of back-gate MoS₂ FET appeared quite smaller than that of top-gate FET. This result evidences that the large negative threshold voltage issue comes from the ALD-induced doping.





Fig. S4 (a) Device schematic of top-gate ZnO nanowire FET. (b) The transfer curves of top-gate ZnO nanowire FET before (Pristine) and after 1000 s-period positive gate bias stress (PBS) under V_G =20V and V_D =0.5 V. Single-crystalline ZnO nanowire-based FETs with ALD Al₂O₃ dielectric was subjected to positive bias stress (PBS) under the conditions of V_G =20 V and V_D =0.5 V for 1000s. According to the curves, the transfer curve and threshold voltage significantly shift to the positive side after the PBS. It is due to defective ZnO nanowire surface, not because of Al₂O₃ quality. It means that our MoS₂ surface is quite clean and our ALD Al₂O₃ itself is OK in its quality. We regard that only a main problem is ALD process which introduces dopants and impurities to the bulk MoS₂.

ESI 5.



Fig. S5 Thickness (t)-dependent Q_f plots from 2L, 3L and 4L MoS₂ FETs. We extracted out the Q_{it} and N_{bt} values as 0.7×10^{12} q·cm⁻² and 2.8×10^{18} cm⁻³, respectively, based on the t-dependent Q_f plots as above. The plot has been made according to $|\Delta Q_{eff}(\epsilon)|$ data for 2L, 3L, 4L as indicated by arrows in Fig. 4(d)

ESI 6.



Fig. S6 Slop of the curve indicates the square root of mobility ($\sqrt{\mu}$) for the (a) 2L, (b) 3L, and (c) 4L MoS₂ FETs after removing the contact resistance. So, μ is 19.4, 1.44, and 1.7 cm²/V·s for 2L, 3L, and 4L MoS₂ FETs, respectively.

At low drain voltage (V_D), the drain current (I_D) is depicted by Eqn (1)

$$I_D = \frac{W}{L} C_{ox} \mu (V_G - V_{Th}) V_D \tag{1}$$

where W/L is width/length ratio, C_{ox} is dielectric capacitance per unit area, and V_{Th} is threshold voltage. Adding the voltage drop through a contact resistance (R_c) in Eqn (1) will end up with Eqn (2)¹

$$I_{D} = \frac{W}{L} C_{ox} \mu (V_{G} - V_{Th}) (V_{D} - I_{D} R_{C})$$
⁽²⁾

$$=\frac{(W/L)C_{ox}\mu(V_{G}-V_{Th})V_{D}}{1+(W/L)C_{ox}\mu R_{C}(V_{G}-V_{Th})}$$

The drain conductance $({}^{g}_{d})$ and transconductance $({}^{g}_{m})$ can be estimated by Eqn (3) and (4), respectively.

$$g_{d} = \frac{\partial I_{D}}{\partial V_{D}} = \frac{(W/L)C_{ox}\mu(V_{G} - V_{Th})}{1 + (W/L)C_{ox}\mu R_{C}(V_{G} - V_{Th})}$$
(3)

$$g_{m} = \frac{\partial I_{D}}{\partial V_{G}} = \frac{(W/L)C_{ox}\mu V_{D}}{\left[1 + (W/L)C_{ox}\mu R_{C}(V_{G} - V_{Th})\right]^{2}}$$
(4)

To eliminate the R_c , we divide Eqn (3) by the square root of Eqn (4), and finally we could obtain Eqn (5)

$$\frac{g_d}{\sqrt{g_m}} \sqrt{\frac{L V_D}{WC_{ox}}} = \sqrt{\mu} (V_G - V_{Th})$$
(5)

Using Eqn (5), we can extract out the channel mobility without contact resistance; measuring (

$$\frac{g_d}{\sqrt{g_m}} \frac{L V_D}{WC_{or}}$$

 (g_d) and (g_m) from real transfer and output curves, we can plot $\sqrt{g_m}\sqrt{WC_{ox}}$ vs. (V_G) curves for each FET at a constant small V_D. Since (g_d) and (g_m) are functions of V_G according to respective

$$\frac{g_d}{\sqrt{g_m}} \left[\frac{L V_D}{WC_{ox}} \right]$$

Eqn (3) and (4), $\sqrt{g_m}\sqrt{w_c} ox}$ should a function of V_G, too. The plot must be linear and the respective slope would be $\sqrt{\mu}$. Now the mobility is estimated in this way, to be 19.4, 1.44, 1.7 cm²/V·s for 2L, 3L, and 4L MoS₂ FET, respectively. The linear channel mobilities are almost the same as the peak linear mobilities in 3L and 4L MoS₂ FETs, while it is 7 times larger than that of 2L MoS₂ FET. It is probably because 2L MoS₂ has larger band gap and schottky barrier as well.

Reference

Ref. S1 G. Horowitz, R. Hajlaoui, D. Fichou, A. E. Kassmi, Appl. Phys. Lett., 1999, 85, 3202.