

Electronic Supplementary Information

Direct imprint of MoS₂ flakes on the patterned gate for nanosheet transistors†

Kyunghee Choi,^{‡a} Young Tack Lee,^{‡a} Sung-Wook Min,^a Hee Sung Lee,^a Taewook Nam,^b
Hyungjun Kim^b and Seongil Im^{*a}

^aInstitute of Physics and Applied Physics, Yonsei University, 262 Seongsanno, Seodaemun-gu,
Seoul 120-749, Korea

^bSchool of Electrical and electronic Engineering, Yonsei University, 262 Seongsanno, Seodaemun-gu,
Seoul 120-749, Korea

*Corresponding author : semicon@yonsei.ac.kr

‡ Kyunghee Choi and Young Tack Lee equally contributed to this work.




Fig. S1 Optical microscopy images of (a) an exfoliated few layer-thin MoS₂ attached on PDMS, (b) precisely imprinted MoS₂ on patterned Au gate electrode, and (c) a bottom-gate MoS₂ FET with S/D pattern of Au/Ti. Note that we use an identical MoS₂ flake for all process steps.




Fig. S2 Optical microscopy images of Tr3 device on glass, which has non-gated region in its FET channel: (a) before and (b) after S/D contact.