**Electronic Supplementary Information (ESI)** 

# Enhanced device performances of WSe<sub>2</sub>/MoS<sub>2</sub> van der Waals junction p-n diode by fluoropolymer encapsulation

Pyo Jin Jeon,<sup>‡a</sup> Sung-Wook Min,<sup>‡a</sup> Jin Sung Kim,<sup>a</sup> Syed Raza Ali Raza,<sup>a</sup> Kyunghee Choi,<sup>a</sup> Hee Sung Lee,<sup>a</sup> Young Tack Lee,<sup>b</sup> Do Kyung Hwang,<sup>b</sup> Hyoung Joon Choi,<sup>a</sup> and Seongil Im<sup>\*a</sup>

<sup>a</sup> Institute of Physics and Applied Physics, Yonsei University, Seoul 120-749, Korea. Fax:
82-2-392-1592; Tel:82-2-2123-2842; \*E-mail: semicon@yonsei.ac.kr.

<sup>b</sup> Interface Control Research Center, Future Convergence Research Technology Division, Korea Institute of Science and Technology (KIST), Hwarangno 14 gil 5, Seoul 136-791, Korea.

<sup>‡</sup>Pyo Jin Jeon and Sung-Wook Min contributed equally to this work.



**Fig. S1** The current-voltage curves of two sets of  $WSe_2/MoS_2$  heterojunction p-n diode on  $SiO_2/p^+$ -Si. (a) Pristine 1, 2, 3, and 4 diodes show non-ideal bad I-V properties, and (b) the pristine diodes (1,2) gets more degraded with  $Al_2O_3$  showing higher reverse current.



Fig. S2 The current-voltage curves of another set of  $WSe_2/MoS_2$  heterojunction p-n diode on  $SiO_2/p^+$ -Si. We performed this measurement to see the reproducibility of the effects of CYTOP encapsulation on property enhancement.



Fig. S3 The current-voltage curves of another back gate (a) p-WSe<sub>2</sub> and (b) n-MoS<sub>2</sub> FETs on SiO<sub>2</sub>/ $p^+$ -Si. We performed this measurement to see the reproducibility of the effects of CYTOP encapsulation on property enhancement (hole current increase in WSe<sub>2</sub> but electron current decrease in MoS<sub>2</sub> channel).



**Fig. S4** Our p-n diode circuit in a schematic illustration (top) and an equivalent circuit diagram (bottom) where the parasitic capacitors ( $C_1$  and  $C_2$ ) are induced by the large overlapped area between electrodes (Pt, Ti) and heavily doped p<sup>+</sup>-Si substrate. Thus these capacitors are connected parallel with our p-n diode and also connected with the external resistor in series. In the initial short moment of any fast switching, some displacement current can be caused through the  $C_1$  and  $C_2$  overriding the current through the diode. As a result, overshoot/undershoot behavior can be observed during the dynamics using  $V_A=\pm 5$  V.



**Fig. S5** (a) Photo-induced I-V curves obtained from a pristine heterojunction p-n diode under R, G, and B LED lights. (The inset shows linear scale photo I-V curves in reverse bias regime.) Time dependent photocurrent responses (I-t) were also obtained at a reverse bias of  $V_{IN}$ =-10 V, at light pulse frequencies of (b) 2 Hz. Response time was ~more than 60 ms (even at -10 V), which is three times slower than that of CYTOP-encapsulated device. This may indicate that the junction or surface trap density in CYTOP-encapsulated diode is much lower than that of pristine device as we discussed in the main text with Fig. 5 and 6.



**Fig. S6** Aging degradation of CYTOP-capped 2D p-n diode was not found for more than 8 days in air ambient of 40% relative humidity at room temperature, which indicates that our encapsulated diode is very stable in ambient.